1 * Samsung Exynos specific extensions to the Synopsys Designware Mobile
2 Storage Host Controller
4 The Synopsys designware mobile storage host controller is used to interface
5 a SoC with storage medium such as eMMC or SD/MMC cards. This file documents
6 differences between the core Synopsys dw mshc controller properties described
7 by synopsys-dw-mshc.txt and the properties used by the Samsung Exynos specific
8 extensions to the Synopsys Designware Mobile Storage Host Controller.
12 * compatible: should be
13 - "samsung,exynos4210-dw-mshc": for controllers with Samsung Exynos4210
15 - "samsung,exynos4412-dw-mshc": for controllers with Samsung Exynos4412
17 - "samsung,exynos5250-dw-mshc": for controllers with Samsung Exynos5250
19 - "samsung,exynos5420-dw-mshc": for controllers with Samsung Exynos5420
22 * samsung,dw-mshc-ciu-div: Specifies the divider value for the card interface
23 unit (ciu) clock. This property is applicable only for Exynos5 SoC's and
24 ignored for Exynos4 SoC's. The valid range of divider value is 0 to 7.
26 * samsung,dw-mshc-sdr-timing: Specifies the value of CIU clock phase shift value
27 in transmit mode and CIU clock phase shift value in receive mode for single
28 data rate mode operation. Refer notes below for the order of the cells and the
31 * samsung,dw-mshc-ddr-timing: Specifies the value of CUI clock phase shift value
32 in transmit mode and CIU clock phase shift value in receive mode for double
33 data rate mode operation. Refer notes below for the order of the cells and the
36 Notes for the sdr-timing and ddr-timing values:
38 The order of the cells should be
39 - First Cell: CIU clock phase shift value for tx mode.
40 - Second Cell: CIU clock phase shift value for rx mode.
42 Valid values for SDR and DDR CIU clock timing for Exynos5250:
43 - valid value for tx phase shift and rx phase shift is 0 to 7.
44 - when CIU clock divider value is set to 3, all possible 8 phase shift
46 - if CIU clock divider value is 0 (that is divide by 1), both tx and rx
47 phase shift clocks should be 0.
49 Required properties for a slot:
51 * gpios: specifies a list of gpios used for command, clock and data bus. The
52 first gpio is the command line and the second gpio is the clock line. The
53 rest of the gpios (depending on the bus-width property) are the data lines in
54 no particular order. The format of the gpio specifier depends on the gpio
59 The MSHC controller node can be split into two portions, SoC specific and
60 board specific portions as listed below.
63 compatible = "samsung,exynos5250-dw-mshc";
64 reg = <0x12200000 0x1000>;
65 interrupts = <0 75 0>;
75 card-detect-delay = <200>;
76 samsung,dw-mshc-ciu-div = <3>;
77 samsung,dw-mshc-sdr-timing = <2 3>;
78 samsung,dw-mshc-ddr-timing = <1 2>;
83 gpios = <&gpc0 0 2 0 3>, <&gpc0 1 2 0 3>,
84 <&gpc1 0 2 3 3>, <&gpc1 1 2 3 3>,
85 <&gpc1 2 2 3 3>, <&gpc1 3 2 3 3>,
86 <&gpc0 3 2 3 3>, <&gpc0 4 2 3 3>,
87 <&gpc0 5 2 3 3>, <&gpc0 6 2 3 3>;