2 * Copyright (C) 2014 Antoine Ténart <antoine.tenart@free-electrons.com>
4 * This file is licensed under the terms of the GNU General Public
5 * License version 2. This program is licensed "as is" without any
6 * warranty of any kind, whether express or implied.
9 #include <dt-bindings/clock/berlin2q.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 #include "skeleton.dtsi"
15 model = "Marvell Armada 1500 pro (BG2-Q) SoC";
16 compatible = "marvell,berlin2q", "marvell,berlin";
23 compatible = "arm,cortex-a9";
25 next-level-cache = <&l2>;
30 compatible = "arm,cortex-a9";
32 next-level-cache = <&l2>;
37 compatible = "arm,cortex-a9";
39 next-level-cache = <&l2>;
44 compatible = "arm,cortex-a9";
46 next-level-cache = <&l2>;
52 compatible = "fixed-clock";
54 clock-frequency = <25000000>;
58 compatible = "simple-bus";
62 ranges = <0 0xf7000000 0x1000000>;
63 interrupt-parent = <&gic>;
65 sdhci0: sdhci@ab0000 {
66 compatible = "mrvl,pxav3-mmc";
67 reg = <0xab0000 0x200>;
68 clocks = <&chip CLKID_SDIO1XIN>;
69 interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
73 sdhci1: sdhci@ab0800 {
74 compatible = "mrvl,pxav3-mmc";
75 reg = <0xab0800 0x200>;
76 clocks = <&chip CLKID_SDIO1XIN>;
77 interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
81 sdhci2: sdhci@ab1000 {
82 compatible = "mrvl,pxav3-mmc";
83 reg = <0xab1000 0x200>;
84 interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
85 clocks = <&chip CLKID_SDIO1XIN>;
89 l2: l2-cache-controller@ac0000 {
90 compatible = "arm,pl310-cache";
91 reg = <0xac0000 0x1000>;
93 arm,data-latency = <2 2 2>;
94 arm,tag-latency = <2 2 2>;
97 scu: snoop-control-unit@ad0000 {
98 compatible = "arm,cortex-a9-scu";
99 reg = <0xad0000 0x58>;
103 compatible = "arm,cortex-a9-twd-timer";
104 reg = <0xad0600 0x20>;
105 clocks = <&chip CLKID_TWD>;
106 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>;
109 gic: interrupt-controller@ad1000 {
110 compatible = "arm,cortex-a9-gic";
111 reg = <0xad1000 0x1000>, <0xad0100 0x100>;
112 interrupt-controller;
113 #interrupt-cells = <3>;
117 compatible = "simple-bus";
118 #address-cells = <1>;
121 ranges = <0 0xe80000 0x10000>;
122 interrupt-parent = <&aic>;
125 compatible = "snps,dw-apb-gpio";
126 reg = <0x0400 0x400>;
127 #address-cells = <1>;
131 compatible = "snps,dw-apb-gpio-port";
134 snps,nr-gpios = <32>;
136 interrupt-controller;
137 #interrupt-cells = <2>;
143 compatible = "snps,dw-apb-gpio";
144 reg = <0x0800 0x400>;
145 #address-cells = <1>;
149 compatible = "snps,dw-apb-gpio-port";
152 snps,nr-gpios = <32>;
154 interrupt-controller;
155 #interrupt-cells = <2>;
161 compatible = "snps,dw-apb-gpio";
162 reg = <0x0c00 0x400>;
163 #address-cells = <1>;
167 compatible = "snps,dw-apb-gpio-port";
170 snps,nr-gpios = <32>;
172 interrupt-controller;
173 #interrupt-cells = <2>;
179 compatible = "snps,dw-apb-gpio";
180 reg = <0x1000 0x400>;
181 #address-cells = <1>;
185 compatible = "snps,dw-apb-gpio-port";
188 snps,nr-gpios = <32>;
190 interrupt-controller;
191 #interrupt-cells = <2>;
197 compatible = "snps,designware-i2c";
198 #address-cells = <1>;
200 reg = <0x1400 0x100>;
201 interrupt-parent = <&aic>;
203 clocks = <&chip CLKID_CFG>;
204 pinctrl-0 = <&twsi0_pmux>;
205 pinctrl-names = "default";
210 compatible = "snps,designware-i2c";
211 #address-cells = <1>;
213 reg = <0x1800 0x100>;
214 interrupt-parent = <&aic>;
216 clocks = <&chip CLKID_CFG>;
217 pinctrl-0 = <&twsi1_pmux>;
218 pinctrl-names = "default";
223 compatible = "snps,dw-apb-timer";
225 clocks = <&chip CLKID_CFG>;
226 clock-names = "timer";
231 compatible = "snps,dw-apb-timer";
233 clocks = <&chip CLKID_CFG>;
234 clock-names = "timer";
239 compatible = "snps,dw-apb-timer";
241 clocks = <&chip CLKID_CFG>;
242 clock-names = "timer";
247 compatible = "snps,dw-apb-timer";
249 clocks = <&chip CLKID_CFG>;
250 clock-names = "timer";
255 compatible = "snps,dw-apb-timer";
257 clocks = <&chip CLKID_CFG>;
258 clock-names = "timer";
263 compatible = "snps,dw-apb-timer";
265 clocks = <&chip CLKID_CFG>;
266 clock-names = "timer";
271 compatible = "snps,dw-apb-timer";
273 clocks = <&chip CLKID_CFG>;
274 clock-names = "timer";
279 compatible = "snps,dw-apb-timer";
281 clocks = <&chip CLKID_CFG>;
282 clock-names = "timer";
286 aic: interrupt-controller@3800 {
287 compatible = "snps,dw-apb-ictl";
289 interrupt-controller;
290 #interrupt-cells = <1>;
291 interrupt-parent = <&gic>;
292 interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
296 compatible = "snps,dw-apb-gpio";
297 reg = <0x5000 0x400>;
298 #address-cells = <1>;
302 compatible = "snps,dw-apb-gpio-port";
305 snps,nr-gpios = <32>;
311 compatible = "snps,dw-apb-gpio";
312 reg = <0xc000 0x400>;
313 #address-cells = <1>;
317 compatible = "snps,dw-apb-gpio-port";
320 snps,nr-gpios = <32>;
326 chip: chip-control@ea0000 {
327 compatible = "marvell,berlin2q-chip-ctrl";
329 reg = <0xea0000 0x400>, <0xdd0170 0x10>;
331 clock-names = "refclk";
333 twsi0_pmux: twsi0-pmux {
338 twsi1_pmux: twsi1-pmux {
345 compatible = "simple-bus";
346 #address-cells = <1>;
349 ranges = <0 0xfc0000 0x10000>;
350 interrupt-parent = <&sic>;
353 compatible = "snps,designware-i2c";
354 #address-cells = <1>;
356 reg = <0x7000 0x100>;
357 interrupt-parent = <&sic>;
360 pinctrl-0 = <&twsi2_pmux>;
361 pinctrl-names = "default";
366 compatible = "snps,designware-i2c";
367 #address-cells = <1>;
369 reg = <0x8000 0x100>;
370 interrupt-parent = <&sic>;
373 pinctrl-0 = <&twsi3_pmux>;
374 pinctrl-names = "default";
379 compatible = "snps,dw-apb-uart";
380 reg = <0x9000 0x100>;
381 interrupt-parent = <&sic>;
385 pinctrl-0 = <&uart0_pmux>;
386 pinctrl-names = "default";
391 compatible = "snps,dw-apb-uart";
392 reg = <0xa000 0x100>;
393 interrupt-parent = <&sic>;
397 pinctrl-0 = <&uart1_pmux>;
398 pinctrl-names = "default";
402 sysctrl: pin-controller@d000 {
403 compatible = "marvell,berlin2q-system-ctrl";
404 reg = <0xd000 0x100>;
406 uart0_pmux: uart0-pmux {
411 uart1_pmux: uart1-pmux {
416 twsi2_pmux: twsi2-pmux {
421 twsi3_pmux: twsi3-pmux {
427 sic: interrupt-controller@e000 {
428 compatible = "snps,dw-apb-ictl";
430 interrupt-controller;
431 #interrupt-cells = <1>;
432 interrupt-parent = <&gic>;
433 interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;