2 * linux/arch/arm/mach-omap2/devices.c
4 * OMAP2 platform device setup/initialization
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
12 #include <linux/module.h>
13 #include <linux/kernel.h>
14 #include <linux/init.h>
15 #include <linux/platform_device.h>
17 #include <linux/clk.h>
19 #include <mach/hardware.h>
20 #include <mach/irqs.h>
21 #include <asm/mach-types.h>
22 #include <asm/mach/map.h>
25 #include <plat/control.h>
27 #include <plat/board.h>
28 #include <mach/gpio.h>
34 #if defined(CONFIG_VIDEO_OMAP2) || defined(CONFIG_VIDEO_OMAP2_MODULE)
36 static struct resource cam_resources[] = {
38 .start = OMAP24XX_CAMERA_BASE,
39 .end = OMAP24XX_CAMERA_BASE + 0xfff,
40 .flags = IORESOURCE_MEM,
43 .start = INT_24XX_CAM_IRQ,
44 .flags = IORESOURCE_IRQ,
48 static struct platform_device omap_cam_device = {
49 .name = "omap24xxcam",
51 .num_resources = ARRAY_SIZE(cam_resources),
52 .resource = cam_resources,
55 static inline void omap_init_camera(void)
57 platform_device_register(&omap_cam_device);
60 #elif defined(CONFIG_VIDEO_OMAP3) || defined(CONFIG_VIDEO_OMAP3_MODULE)
62 static struct resource omap3isp_resources[] = {
64 .start = OMAP3430_ISP_BASE,
65 .end = OMAP3430_ISP_END,
66 .flags = IORESOURCE_MEM,
69 .start = OMAP3430_ISP_CBUFF_BASE,
70 .end = OMAP3430_ISP_CBUFF_END,
71 .flags = IORESOURCE_MEM,
74 .start = OMAP3430_ISP_CCP2_BASE,
75 .end = OMAP3430_ISP_CCP2_END,
76 .flags = IORESOURCE_MEM,
79 .start = OMAP3430_ISP_CCDC_BASE,
80 .end = OMAP3430_ISP_CCDC_END,
81 .flags = IORESOURCE_MEM,
84 .start = OMAP3430_ISP_HIST_BASE,
85 .end = OMAP3430_ISP_HIST_END,
86 .flags = IORESOURCE_MEM,
89 .start = OMAP3430_ISP_H3A_BASE,
90 .end = OMAP3430_ISP_H3A_END,
91 .flags = IORESOURCE_MEM,
94 .start = OMAP3430_ISP_PREV_BASE,
95 .end = OMAP3430_ISP_PREV_END,
96 .flags = IORESOURCE_MEM,
99 .start = OMAP3430_ISP_RESZ_BASE,
100 .end = OMAP3430_ISP_RESZ_END,
101 .flags = IORESOURCE_MEM,
104 .start = OMAP3430_ISP_SBL_BASE,
105 .end = OMAP3430_ISP_SBL_END,
106 .flags = IORESOURCE_MEM,
109 .start = OMAP3430_ISP_CSI2A_BASE,
110 .end = OMAP3430_ISP_CSI2A_END,
111 .flags = IORESOURCE_MEM,
114 .start = OMAP3430_ISP_CSI2PHY_BASE,
115 .end = OMAP3430_ISP_CSI2PHY_END,
116 .flags = IORESOURCE_MEM,
119 .start = INT_34XX_CAM_IRQ,
120 .flags = IORESOURCE_IRQ,
124 static struct platform_device omap3isp_device = {
127 .num_resources = ARRAY_SIZE(omap3isp_resources),
128 .resource = omap3isp_resources,
131 static inline void omap_init_camera(void)
133 platform_device_register(&omap3isp_device);
136 static inline void omap_init_camera(void)
141 #if defined(CONFIG_OMAP_MBOX_FWK) || defined(CONFIG_OMAP_MBOX_FWK_MODULE)
143 #define MBOX_REG_SIZE 0x120
145 #ifdef CONFIG_ARCH_OMAP2
146 static struct resource omap2_mbox_resources[] = {
148 .start = OMAP24XX_MAILBOX_BASE,
149 .end = OMAP24XX_MAILBOX_BASE + MBOX_REG_SIZE - 1,
150 .flags = IORESOURCE_MEM,
153 .start = INT_24XX_MAIL_U0_MPU,
154 .flags = IORESOURCE_IRQ,
158 .start = INT_24XX_MAIL_U3_MPU,
159 .flags = IORESOURCE_IRQ,
163 static int omap2_mbox_resources_sz = ARRAY_SIZE(omap2_mbox_resources);
165 #define omap2_mbox_resources NULL
166 #define omap2_mbox_resources_sz 0
169 #ifdef CONFIG_ARCH_OMAP3
170 static struct resource omap3_mbox_resources[] = {
172 .start = OMAP34XX_MAILBOX_BASE,
173 .end = OMAP34XX_MAILBOX_BASE + MBOX_REG_SIZE - 1,
174 .flags = IORESOURCE_MEM,
177 .start = INT_24XX_MAIL_U0_MPU,
178 .flags = IORESOURCE_IRQ,
182 static int omap3_mbox_resources_sz = ARRAY_SIZE(omap3_mbox_resources);
184 #define omap3_mbox_resources NULL
185 #define omap3_mbox_resources_sz 0
188 #ifdef CONFIG_ARCH_OMAP4
190 #define OMAP4_MBOX_REG_SIZE 0x130
191 static struct resource omap4_mbox_resources[] = {
193 .start = OMAP44XX_MAILBOX_BASE,
194 .end = OMAP44XX_MAILBOX_BASE +
195 OMAP4_MBOX_REG_SIZE - 1,
196 .flags = IORESOURCE_MEM,
199 .start = OMAP44XX_IRQ_MAIL_U0,
200 .flags = IORESOURCE_IRQ,
204 static int omap4_mbox_resources_sz = ARRAY_SIZE(omap4_mbox_resources);
206 #define omap4_mbox_resources NULL
207 #define omap4_mbox_resources_sz 0
210 static struct platform_device mbox_device = {
211 .name = "omap-mailbox",
215 static inline void omap_init_mbox(void)
217 if (cpu_is_omap24xx()) {
218 mbox_device.resource = omap2_mbox_resources;
219 mbox_device.num_resources = omap2_mbox_resources_sz;
220 } else if (cpu_is_omap34xx()) {
221 mbox_device.resource = omap3_mbox_resources;
222 mbox_device.num_resources = omap3_mbox_resources_sz;
223 } else if (cpu_is_omap44xx()) {
224 mbox_device.resource = omap4_mbox_resources;
225 mbox_device.num_resources = omap4_mbox_resources_sz;
227 pr_err("%s: platform not supported\n", __func__);
230 platform_device_register(&mbox_device);
233 static inline void omap_init_mbox(void) { }
234 #endif /* CONFIG_OMAP_MBOX_FWK */
236 static inline void omap_init_sti(void) {}
238 #if defined(CONFIG_SPI_OMAP24XX) || defined(CONFIG_SPI_OMAP24XX_MODULE)
240 #include <plat/mcspi.h>
242 #define OMAP2_MCSPI1_BASE 0x48098000
243 #define OMAP2_MCSPI2_BASE 0x4809a000
244 #define OMAP2_MCSPI3_BASE 0x480b8000
245 #define OMAP2_MCSPI4_BASE 0x480ba000
247 #define OMAP4_MCSPI1_BASE 0x48098100
248 #define OMAP4_MCSPI2_BASE 0x4809a100
249 #define OMAP4_MCSPI3_BASE 0x480b8100
250 #define OMAP4_MCSPI4_BASE 0x480ba100
252 static struct omap2_mcspi_platform_config omap2_mcspi1_config = {
256 static struct resource omap2_mcspi1_resources[] = {
258 .start = OMAP2_MCSPI1_BASE,
259 .end = OMAP2_MCSPI1_BASE + 0xff,
260 .flags = IORESOURCE_MEM,
264 static struct platform_device omap2_mcspi1 = {
265 .name = "omap2_mcspi",
267 .num_resources = ARRAY_SIZE(omap2_mcspi1_resources),
268 .resource = omap2_mcspi1_resources,
270 .platform_data = &omap2_mcspi1_config,
274 static struct omap2_mcspi_platform_config omap2_mcspi2_config = {
278 static struct resource omap2_mcspi2_resources[] = {
280 .start = OMAP2_MCSPI2_BASE,
281 .end = OMAP2_MCSPI2_BASE + 0xff,
282 .flags = IORESOURCE_MEM,
286 static struct platform_device omap2_mcspi2 = {
287 .name = "omap2_mcspi",
289 .num_resources = ARRAY_SIZE(omap2_mcspi2_resources),
290 .resource = omap2_mcspi2_resources,
292 .platform_data = &omap2_mcspi2_config,
296 #if defined(CONFIG_ARCH_OMAP2430) || defined(CONFIG_ARCH_OMAP3) || \
297 defined(CONFIG_ARCH_OMAP4)
298 static struct omap2_mcspi_platform_config omap2_mcspi3_config = {
302 static struct resource omap2_mcspi3_resources[] = {
304 .start = OMAP2_MCSPI3_BASE,
305 .end = OMAP2_MCSPI3_BASE + 0xff,
306 .flags = IORESOURCE_MEM,
310 static struct platform_device omap2_mcspi3 = {
311 .name = "omap2_mcspi",
313 .num_resources = ARRAY_SIZE(omap2_mcspi3_resources),
314 .resource = omap2_mcspi3_resources,
316 .platform_data = &omap2_mcspi3_config,
321 #if defined(CONFIG_ARCH_OMAP3) || defined(CONFIG_ARCH_OMAP4)
322 static struct omap2_mcspi_platform_config omap2_mcspi4_config = {
326 static struct resource omap2_mcspi4_resources[] = {
328 .start = OMAP2_MCSPI4_BASE,
329 .end = OMAP2_MCSPI4_BASE + 0xff,
330 .flags = IORESOURCE_MEM,
334 static struct platform_device omap2_mcspi4 = {
335 .name = "omap2_mcspi",
337 .num_resources = ARRAY_SIZE(omap2_mcspi4_resources),
338 .resource = omap2_mcspi4_resources,
340 .platform_data = &omap2_mcspi4_config,
345 #ifdef CONFIG_ARCH_OMAP4
346 static inline void omap4_mcspi_fixup(void)
348 omap2_mcspi1_resources[0].start = OMAP4_MCSPI1_BASE;
349 omap2_mcspi1_resources[0].end = OMAP4_MCSPI1_BASE + 0xff;
350 omap2_mcspi2_resources[0].start = OMAP4_MCSPI2_BASE;
351 omap2_mcspi2_resources[0].end = OMAP4_MCSPI2_BASE + 0xff;
352 omap2_mcspi3_resources[0].start = OMAP4_MCSPI3_BASE;
353 omap2_mcspi3_resources[0].end = OMAP4_MCSPI3_BASE + 0xff;
354 omap2_mcspi4_resources[0].start = OMAP4_MCSPI4_BASE;
355 omap2_mcspi4_resources[0].end = OMAP4_MCSPI4_BASE + 0xff;
358 static inline void omap4_mcspi_fixup(void)
363 #if defined(CONFIG_ARCH_OMAP2430) || defined(CONFIG_ARCH_OMAP3) || \
364 defined(CONFIG_ARCH_OMAP4)
365 static inline void omap2_mcspi3_init(void)
367 platform_device_register(&omap2_mcspi3);
370 static inline void omap2_mcspi3_init(void)
375 #if defined(CONFIG_ARCH_OMAP3) || defined(CONFIG_ARCH_OMAP4)
376 static inline void omap2_mcspi4_init(void)
378 platform_device_register(&omap2_mcspi4);
381 static inline void omap2_mcspi4_init(void)
386 static void omap_init_mcspi(void)
388 if (cpu_is_omap44xx())
391 platform_device_register(&omap2_mcspi1);
392 platform_device_register(&omap2_mcspi2);
394 if (cpu_is_omap2430() || cpu_is_omap343x() || cpu_is_omap44xx())
397 if (cpu_is_omap343x() || cpu_is_omap44xx())
402 static inline void omap_init_mcspi(void) {}
405 static struct resource omap2_pmu_resource = {
408 .flags = IORESOURCE_IRQ,
411 static struct resource omap3_pmu_resource = {
412 .start = INT_34XX_BENCH_MPU_EMUL,
413 .end = INT_34XX_BENCH_MPU_EMUL,
414 .flags = IORESOURCE_IRQ,
417 static struct platform_device omap_pmu_device = {
419 .id = ARM_PMU_DEVICE_CPU,
423 static void omap_init_pmu(void)
425 if (cpu_is_omap24xx())
426 omap_pmu_device.resource = &omap2_pmu_resource;
427 else if (cpu_is_omap34xx())
428 omap_pmu_device.resource = &omap3_pmu_resource;
432 platform_device_register(&omap_pmu_device);
436 #if defined(CONFIG_CRYPTO_DEV_OMAP_SHAM) || defined(CONFIG_CRYPTO_DEV_OMAP_SHAM_MODULE)
438 #ifdef CONFIG_ARCH_OMAP2
439 static struct resource omap2_sham_resources[] = {
441 .start = OMAP24XX_SEC_SHA1MD5_BASE,
442 .end = OMAP24XX_SEC_SHA1MD5_BASE + 0x64,
443 .flags = IORESOURCE_MEM,
446 .start = INT_24XX_SHA1MD5,
447 .flags = IORESOURCE_IRQ,
450 static int omap2_sham_resources_sz = ARRAY_SIZE(omap2_sham_resources);
452 #define omap2_sham_resources NULL
453 #define omap2_sham_resources_sz 0
456 #ifdef CONFIG_ARCH_OMAP3
457 static struct resource omap3_sham_resources[] = {
459 .start = OMAP34XX_SEC_SHA1MD5_BASE,
460 .end = OMAP34XX_SEC_SHA1MD5_BASE + 0x64,
461 .flags = IORESOURCE_MEM,
464 .start = INT_34XX_SHA1MD52_IRQ,
465 .flags = IORESOURCE_IRQ,
468 .start = OMAP34XX_DMA_SHA1MD5_RX,
469 .flags = IORESOURCE_DMA,
472 static int omap3_sham_resources_sz = ARRAY_SIZE(omap3_sham_resources);
474 #define omap3_sham_resources NULL
475 #define omap3_sham_resources_sz 0
478 static struct platform_device sham_device = {
483 static void omap_init_sham(void)
485 if (cpu_is_omap24xx()) {
486 sham_device.resource = omap2_sham_resources;
487 sham_device.num_resources = omap2_sham_resources_sz;
488 } else if (cpu_is_omap34xx()) {
489 sham_device.resource = omap3_sham_resources;
490 sham_device.num_resources = omap3_sham_resources_sz;
492 pr_err("%s: platform not supported\n", __func__);
495 platform_device_register(&sham_device);
498 static inline void omap_init_sham(void) { }
501 #if defined(CONFIG_CRYPTO_DEV_OMAP_AES) || defined(CONFIG_CRYPTO_DEV_OMAP_AES_MODULE)
503 #ifdef CONFIG_ARCH_OMAP2
504 static struct resource omap2_aes_resources[] = {
506 .start = OMAP24XX_SEC_AES_BASE,
507 .end = OMAP24XX_SEC_AES_BASE + 0x4C,
508 .flags = IORESOURCE_MEM,
511 .start = OMAP24XX_DMA_AES_TX,
512 .flags = IORESOURCE_DMA,
515 .start = OMAP24XX_DMA_AES_RX,
516 .flags = IORESOURCE_DMA,
519 static int omap2_aes_resources_sz = ARRAY_SIZE(omap2_aes_resources);
521 #define omap2_aes_resources NULL
522 #define omap2_aes_resources_sz 0
525 #ifdef CONFIG_ARCH_OMAP3
526 static struct resource omap3_aes_resources[] = {
528 .start = OMAP34XX_SEC_AES_BASE,
529 .end = OMAP34XX_SEC_AES_BASE + 0x4C,
530 .flags = IORESOURCE_MEM,
533 .start = OMAP34XX_DMA_AES2_TX,
534 .flags = IORESOURCE_DMA,
537 .start = OMAP34XX_DMA_AES2_RX,
538 .flags = IORESOURCE_DMA,
541 static int omap3_aes_resources_sz = ARRAY_SIZE(omap3_aes_resources);
543 #define omap3_aes_resources NULL
544 #define omap3_aes_resources_sz 0
547 static struct platform_device aes_device = {
552 static void omap_init_aes(void)
554 if (cpu_is_omap24xx()) {
555 aes_device.resource = omap2_aes_resources;
556 aes_device.num_resources = omap2_aes_resources_sz;
557 } else if (cpu_is_omap34xx()) {
558 aes_device.resource = omap3_aes_resources;
559 aes_device.num_resources = omap3_aes_resources_sz;
561 pr_err("%s: platform not supported\n", __func__);
564 platform_device_register(&aes_device);
568 static inline void omap_init_aes(void) { }
571 /*-------------------------------------------------------------------------*/
573 #if defined(CONFIG_ARCH_OMAP3) || defined(CONFIG_ARCH_OMAP4)
575 #define MMCHS_SYSCONFIG 0x0010
576 #define MMCHS_SYSCONFIG_SWRESET (1 << 1)
577 #define MMCHS_SYSSTATUS 0x0014
578 #define MMCHS_SYSSTATUS_RESETDONE (1 << 0)
580 static struct platform_device dummy_pdev = {
582 .bus = &platform_bus_type,
587 * omap_hsmmc_reset() - Full reset of each HS-MMC controller
589 * Ensure that each MMC controller is fully reset. Controllers
590 * left in an unknown state (by bootloader) may prevent retention
591 * or OFF-mode. This is especially important in cases where the
592 * MMC driver is not enabled, _or_ built as a module.
594 * In order for reset to work, interface, functional and debounce
595 * clocks must be enabled. The debounce clock comes from func_32k_clk
596 * and is not under SW control, so we only enable i- and f-clocks.
598 static void __init omap_hsmmc_reset(void)
600 u32 i, nr_controllers;
602 if (cpu_is_omap242x())
605 nr_controllers = cpu_is_omap44xx() ? OMAP44XX_NR_MMC :
606 (cpu_is_omap34xx() ? OMAP34XX_NR_MMC : OMAP24XX_NR_MMC);
608 for (i = 0; i < nr_controllers; i++) {
610 struct clk *iclk, *fclk;
611 struct device *dev = &dummy_pdev.dev;
615 base = OMAP2_MMC1_BASE;
618 base = OMAP2_MMC2_BASE;
621 base = OMAP3_MMC3_BASE;
624 if (!cpu_is_omap44xx())
626 base = OMAP4_MMC4_BASE;
629 if (!cpu_is_omap44xx())
631 base = OMAP4_MMC5_BASE;
635 if (cpu_is_omap44xx())
636 base += OMAP4_MMC_REG_OFFSET;
639 dev_set_name(&dummy_pdev.dev, "mmci-omap-hs.%d", i);
640 iclk = clk_get(dev, "ick");
641 if (iclk && clk_enable(iclk))
644 fclk = clk_get(dev, "fck");
645 if (fclk && clk_enable(fclk))
648 if (!iclk || !fclk) {
650 "%s: Unable to enable clocks for MMC%d, "
651 "cannot reset.\n", __func__, i);
655 omap_writel(MMCHS_SYSCONFIG_SWRESET, base + MMCHS_SYSCONFIG);
656 v = omap_readl(base + MMCHS_SYSSTATUS);
657 while (!(omap_readl(base + MMCHS_SYSSTATUS) &
658 MMCHS_SYSSTATUS_RESETDONE))
672 static inline void omap_hsmmc_reset(void) {}
675 #if defined(CONFIG_MMC_OMAP) || defined(CONFIG_MMC_OMAP_MODULE) || \
676 defined(CONFIG_MMC_OMAP_HS) || defined(CONFIG_MMC_OMAP_HS_MODULE)
678 static inline void omap2_mmc_mux(struct omap_mmc_platform_data *mmc_controller,
681 if ((mmc_controller->slots[0].switch_pin > 0) && \
682 (mmc_controller->slots[0].switch_pin < OMAP_MAX_GPIO_LINES))
683 omap_mux_init_gpio(mmc_controller->slots[0].switch_pin,
684 OMAP_PIN_INPUT_PULLUP);
685 if ((mmc_controller->slots[0].gpio_wp > 0) && \
686 (mmc_controller->slots[0].gpio_wp < OMAP_MAX_GPIO_LINES))
687 omap_mux_init_gpio(mmc_controller->slots[0].gpio_wp,
688 OMAP_PIN_INPUT_PULLUP);
690 if (cpu_is_omap2420() && controller_nr == 0) {
691 omap_mux_init_signal("sdmmc_cmd", 0);
692 omap_mux_init_signal("sdmmc_clki", 0);
693 omap_mux_init_signal("sdmmc_clko", 0);
694 omap_mux_init_signal("sdmmc_dat0", 0);
695 omap_mux_init_signal("sdmmc_dat_dir0", 0);
696 omap_mux_init_signal("sdmmc_cmd_dir", 0);
697 if (mmc_controller->slots[0].caps & MMC_CAP_4_BIT_DATA) {
698 omap_mux_init_signal("sdmmc_dat1", 0);
699 omap_mux_init_signal("sdmmc_dat2", 0);
700 omap_mux_init_signal("sdmmc_dat3", 0);
701 omap_mux_init_signal("sdmmc_dat_dir1", 0);
702 omap_mux_init_signal("sdmmc_dat_dir2", 0);
703 omap_mux_init_signal("sdmmc_dat_dir3", 0);
707 * Use internal loop-back in MMC/SDIO Module Input Clock
710 if (mmc_controller->slots[0].internal_clock) {
711 u32 v = omap_ctrl_readl(OMAP2_CONTROL_DEVCONF0);
713 omap_ctrl_writel(v, OMAP2_CONTROL_DEVCONF0);
717 if (cpu_is_omap34xx()) {
718 if (controller_nr == 0) {
719 omap_mux_init_signal("sdmmc1_clk",
720 OMAP_PIN_INPUT_PULLUP);
721 omap_mux_init_signal("sdmmc1_cmd",
722 OMAP_PIN_INPUT_PULLUP);
723 omap_mux_init_signal("sdmmc1_dat0",
724 OMAP_PIN_INPUT_PULLUP);
725 if (mmc_controller->slots[0].caps &
726 (MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA)) {
727 omap_mux_init_signal("sdmmc1_dat1",
728 OMAP_PIN_INPUT_PULLUP);
729 omap_mux_init_signal("sdmmc1_dat2",
730 OMAP_PIN_INPUT_PULLUP);
731 omap_mux_init_signal("sdmmc1_dat3",
732 OMAP_PIN_INPUT_PULLUP);
734 if (mmc_controller->slots[0].caps &
735 MMC_CAP_8_BIT_DATA) {
736 omap_mux_init_signal("sdmmc1_dat4",
737 OMAP_PIN_INPUT_PULLUP);
738 omap_mux_init_signal("sdmmc1_dat5",
739 OMAP_PIN_INPUT_PULLUP);
740 omap_mux_init_signal("sdmmc1_dat6",
741 OMAP_PIN_INPUT_PULLUP);
742 omap_mux_init_signal("sdmmc1_dat7",
743 OMAP_PIN_INPUT_PULLUP);
746 if (controller_nr == 1) {
748 omap_mux_init_signal("sdmmc2_clk",
749 OMAP_PIN_INPUT_PULLUP);
750 omap_mux_init_signal("sdmmc2_cmd",
751 OMAP_PIN_INPUT_PULLUP);
752 omap_mux_init_signal("sdmmc2_dat0",
753 OMAP_PIN_INPUT_PULLUP);
756 * For 8 wire configurations, Lines DAT4, 5, 6 and 7 need to be muxed
757 * in the board-*.c files
759 if (mmc_controller->slots[0].caps &
760 (MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA)) {
761 omap_mux_init_signal("sdmmc2_dat1",
762 OMAP_PIN_INPUT_PULLUP);
763 omap_mux_init_signal("sdmmc2_dat2",
764 OMAP_PIN_INPUT_PULLUP);
765 omap_mux_init_signal("sdmmc2_dat3",
766 OMAP_PIN_INPUT_PULLUP);
768 if (mmc_controller->slots[0].caps &
769 MMC_CAP_8_BIT_DATA) {
770 omap_mux_init_signal("sdmmc2_dat4.sdmmc2_dat4",
771 OMAP_PIN_INPUT_PULLUP);
772 omap_mux_init_signal("sdmmc2_dat5.sdmmc2_dat5",
773 OMAP_PIN_INPUT_PULLUP);
774 omap_mux_init_signal("sdmmc2_dat6.sdmmc2_dat6",
775 OMAP_PIN_INPUT_PULLUP);
776 omap_mux_init_signal("sdmmc2_dat7.sdmmc2_dat7",
777 OMAP_PIN_INPUT_PULLUP);
782 * For MMC3 the pins need to be muxed in the board-*.c files
787 void __init omap2_init_mmc(struct omap_mmc_platform_data **mmc_data,
793 for (i = 0; i < nr_controllers; i++) {
794 unsigned long base, size;
795 unsigned int irq = 0;
800 omap2_mmc_mux(mmc_data[i], i);
804 base = OMAP2_MMC1_BASE;
805 irq = INT_24XX_MMC_IRQ;
808 base = OMAP2_MMC2_BASE;
809 irq = INT_24XX_MMC2_IRQ;
812 if (!cpu_is_omap44xx() && !cpu_is_omap34xx())
814 base = OMAP3_MMC3_BASE;
815 irq = INT_34XX_MMC3_IRQ;
818 if (!cpu_is_omap44xx())
820 base = OMAP4_MMC4_BASE;
821 irq = OMAP44XX_IRQ_MMC4;
824 if (!cpu_is_omap44xx())
826 base = OMAP4_MMC5_BASE;
827 irq = OMAP44XX_IRQ_MMC5;
833 if (cpu_is_omap2420()) {
834 size = OMAP2420_MMC_SIZE;
836 } else if (cpu_is_omap44xx()) {
838 irq += OMAP44XX_IRQ_GIC_START;
839 size = OMAP4_HSMMC_SIZE;
840 name = "mmci-omap-hs";
842 size = OMAP3_HSMMC_SIZE;
843 name = "mmci-omap-hs";
845 omap_mmc_add(name, i, base, size, irq, mmc_data[i]);
851 /*-------------------------------------------------------------------------*/
853 #if defined(CONFIG_HDQ_MASTER_OMAP) || defined(CONFIG_HDQ_MASTER_OMAP_MODULE)
854 #if defined(CONFIG_ARCH_OMAP2430) || defined(CONFIG_ARCH_OMAP3430)
855 #define OMAP_HDQ_BASE 0x480B2000
857 static struct resource omap_hdq_resources[] = {
859 .start = OMAP_HDQ_BASE,
860 .end = OMAP_HDQ_BASE + 0x1C,
861 .flags = IORESOURCE_MEM,
864 .start = INT_24XX_HDQ_IRQ,
865 .flags = IORESOURCE_IRQ,
868 static struct platform_device omap_hdq_dev = {
872 .platform_data = NULL,
874 .num_resources = ARRAY_SIZE(omap_hdq_resources),
875 .resource = omap_hdq_resources,
877 static inline void omap_hdq_init(void)
879 (void) platform_device_register(&omap_hdq_dev);
882 static inline void omap_hdq_init(void) {}
885 /*---------------------------------------------------------------------------*/
887 #if defined(CONFIG_VIDEO_OMAP2_VOUT) || \
888 defined(CONFIG_VIDEO_OMAP2_VOUT_MODULE)
889 #if defined(CONFIG_FB_OMAP2) || defined(CONFIG_FB_OMAP2_MODULE)
890 static struct resource omap_vout_resource[3 - CONFIG_FB_OMAP2_NUM_FBS] = {
893 static struct resource omap_vout_resource[2] = {
897 static struct platform_device omap_vout_device = {
899 .num_resources = ARRAY_SIZE(omap_vout_resource),
900 .resource = &omap_vout_resource[0],
903 static void omap_init_vout(void)
905 if (platform_device_register(&omap_vout_device) < 0)
906 printk(KERN_ERR "Unable to register OMAP-VOUT device\n");
909 static inline void omap_init_vout(void) {}
912 /*-------------------------------------------------------------------------*/
914 static int __init omap2_init_devices(void)
916 /* please keep these calls, and their implementations above,
917 * in alphabetical order so they're easier to sort through.
932 arch_initcall(omap2_init_devices);