]> git.karo-electronics.de Git - karo-tx-linux.git/blob - arch/arm/mach-s3c24xx/dma-s3c2412.c
22298ea5e11181913b53790174c33dbfae0d624c
[karo-tx-linux.git] / arch / arm / mach-s3c24xx / dma-s3c2412.c
1 /* linux/arch/arm/mach-s3c2412/dma.c
2  *
3  * Copyright (c) 2006 Simtec Electronics
4  *      Ben Dooks <ben@simtec.co.uk>
5  *
6  * S3C2412 DMA selection
7  *
8  * http://armlinux.simtec.co.uk/
9  *
10  * This program is free software; you can redistribute it and/or modify
11  * it under the terms of the GNU General Public License version 2 as
12  * published by the Free Software Foundation.
13 */
14
15 #include <linux/kernel.h>
16 #include <linux/init.h>
17 #include <linux/device.h>
18 #include <linux/serial_core.h>
19 #include <linux/io.h>
20
21 #include <mach/dma.h>
22
23 #include <plat/dma-s3c24xx.h>
24 #include <plat/cpu.h>
25
26 #include <plat/regs-serial.h>
27 #include <mach/regs-gpio.h>
28 #include <plat/regs-dma.h>
29 #include <mach/regs-lcd.h>
30 #include <plat/regs-spi.h>
31
32 #define MAP(x) { (x)| DMA_CH_VALID, (x)| DMA_CH_VALID, (x)| DMA_CH_VALID, (x)| DMA_CH_VALID }
33
34 static struct s3c24xx_dma_map __initdata s3c2412_dma_mappings[] = {
35         [DMACH_XD0] = {
36                 .name           = "xdreq0",
37                 .channels       = MAP(S3C2412_DMAREQSEL_XDREQ0),
38                 .channels_rx    = MAP(S3C2412_DMAREQSEL_XDREQ0),
39         },
40         [DMACH_XD1] = {
41                 .name           = "xdreq1",
42                 .channels       = MAP(S3C2412_DMAREQSEL_XDREQ1),
43                 .channels_rx    = MAP(S3C2412_DMAREQSEL_XDREQ1),
44         },
45         [DMACH_SDI] = {
46                 .name           = "sdi",
47                 .channels       = MAP(S3C2412_DMAREQSEL_SDI),
48                 .channels_rx    = MAP(S3C2412_DMAREQSEL_SDI),
49         },
50         [DMACH_SPI0_RX] = {
51                 .name           = "spi0-rx",
52                 .channels       = MAP(S3C2412_DMAREQSEL_SPI0RX),
53                 .channels_rx    = MAP(S3C2412_DMAREQSEL_SPI0RX),
54         },
55         [DMACH_SPI0_TX] = {
56                 .name           = "spi0-tx",
57                 .channels       = MAP(S3C2412_DMAREQSEL_SPI0TX),
58                 .channels_rx    = MAP(S3C2412_DMAREQSEL_SPI0TX),
59         },
60         [DMACH_SPI1_RX] = {
61                 .name           = "spi1-rx",
62                 .channels       = MAP(S3C2412_DMAREQSEL_SPI1RX),
63                 .channels_rx    = MAP(S3C2412_DMAREQSEL_SPI1RX),
64         },
65         [DMACH_SPI1_TX] = {
66                 .name           = "spi1-tx",
67                 .channels       = MAP(S3C2412_DMAREQSEL_SPI1TX),
68                 .channels_rx    = MAP(S3C2412_DMAREQSEL_SPI1TX),
69         },
70         [DMACH_UART0] = {
71                 .name           = "uart0",
72                 .channels       = MAP(S3C2412_DMAREQSEL_UART0_0),
73                 .channels_rx    = MAP(S3C2412_DMAREQSEL_UART0_0),
74         },
75         [DMACH_UART1] = {
76                 .name           = "uart1",
77                 .channels       = MAP(S3C2412_DMAREQSEL_UART1_0),
78                 .channels_rx    = MAP(S3C2412_DMAREQSEL_UART1_0),
79         },
80         [DMACH_UART2] = {
81                 .name           = "uart2",
82                 .channels       = MAP(S3C2412_DMAREQSEL_UART2_0),
83                 .channels_rx    = MAP(S3C2412_DMAREQSEL_UART2_0),
84         },
85         [DMACH_UART0_SRC2] = {
86                 .name           = "uart0",
87                 .channels       = MAP(S3C2412_DMAREQSEL_UART0_1),
88                 .channels_rx    = MAP(S3C2412_DMAREQSEL_UART0_1),
89         },
90         [DMACH_UART1_SRC2] = {
91                 .name           = "uart1",
92                 .channels       = MAP(S3C2412_DMAREQSEL_UART1_1),
93                 .channels_rx    = MAP(S3C2412_DMAREQSEL_UART1_1),
94         },
95         [DMACH_UART2_SRC2] = {
96                 .name           = "uart2",
97                 .channels       = MAP(S3C2412_DMAREQSEL_UART2_1),
98                 .channels_rx    = MAP(S3C2412_DMAREQSEL_UART2_1),
99         },
100         [DMACH_TIMER] = {
101                 .name           = "timer",
102                 .channels       = MAP(S3C2412_DMAREQSEL_TIMER),
103                 .channels_rx    = MAP(S3C2412_DMAREQSEL_TIMER),
104         },
105         [DMACH_I2S_IN] = {
106                 .name           = "i2s-sdi",
107                 .channels       = MAP(S3C2412_DMAREQSEL_I2SRX),
108                 .channels_rx    = MAP(S3C2412_DMAREQSEL_I2SRX),
109         },
110         [DMACH_I2S_OUT] = {
111                 .name           = "i2s-sdo",
112                 .channels       = MAP(S3C2412_DMAREQSEL_I2STX),
113                 .channels_rx    = MAP(S3C2412_DMAREQSEL_I2STX),
114         },
115         [DMACH_USB_EP1] = {
116                 .name           = "usb-ep1",
117                 .channels       = MAP(S3C2412_DMAREQSEL_USBEP1),
118                 .channels_rx    = MAP(S3C2412_DMAREQSEL_USBEP1),
119         },
120         [DMACH_USB_EP2] = {
121                 .name           = "usb-ep2",
122                 .channels       = MAP(S3C2412_DMAREQSEL_USBEP2),
123                 .channels_rx    = MAP(S3C2412_DMAREQSEL_USBEP2),
124         },
125         [DMACH_USB_EP3] = {
126                 .name           = "usb-ep3",
127                 .channels       = MAP(S3C2412_DMAREQSEL_USBEP3),
128                 .channels_rx    = MAP(S3C2412_DMAREQSEL_USBEP3),
129         },
130         [DMACH_USB_EP4] = {
131                 .name           = "usb-ep4",
132                 .channels       = MAP(S3C2412_DMAREQSEL_USBEP4),
133                 .channels_rx    = MAP(S3C2412_DMAREQSEL_USBEP4),
134         },
135 };
136
137 static void s3c2412_dma_direction(struct s3c2410_dma_chan *chan,
138                                   struct s3c24xx_dma_map *map,
139                                   enum dma_data_direction dir)
140 {
141         unsigned long chsel;
142
143         if (dir == DMA_FROM_DEVICE)
144                 chsel = map->channels_rx[0];
145         else
146                 chsel = map->channels[0];
147
148         chsel &= ~DMA_CH_VALID;
149         chsel |= S3C2412_DMAREQSEL_HW;
150
151         writel(chsel, chan->regs + S3C2412_DMA_DMAREQSEL);
152 }
153
154 static void s3c2412_dma_select(struct s3c2410_dma_chan *chan,
155                                struct s3c24xx_dma_map *map)
156 {
157         s3c2412_dma_direction(chan, map, chan->source);
158 }
159
160 static struct s3c24xx_dma_selection __initdata s3c2412_dma_sel = {
161         .select         = s3c2412_dma_select,
162         .direction      = s3c2412_dma_direction,
163         .dcon_mask      = 0,
164         .map            = s3c2412_dma_mappings,
165         .map_size       = ARRAY_SIZE(s3c2412_dma_mappings),
166 };
167
168 static int __init s3c2412_dma_add(struct device *dev,
169                                   struct subsys_interface *sif)
170 {
171         s3c2410_dma_init();
172         return s3c24xx_dma_init_map(&s3c2412_dma_sel);
173 }
174
175 static struct subsys_interface s3c2412_dma_interface = {
176         .name           = "s3c2412_dma",
177         .subsys         = &s3c2412_subsys,
178         .add_dev        = s3c2412_dma_add,
179 };
180
181 static int __init s3c2412_dma_init(void)
182 {
183         return subsys_interface_register(&s3c2412_dma_interface);
184 }
185
186 arch_initcall(s3c2412_dma_init);