]> git.karo-electronics.de Git - karo-tx-linux.git/blob - arch/arm64/boot/dts/renesas/r8a7795.dtsi
Merge tag 'samsung-dt64-4.11-2' of git://git.kernel.org/pub/scm/linux/kernel/git...
[karo-tx-linux.git] / arch / arm64 / boot / dts / renesas / r8a7795.dtsi
1 /*
2  * Device Tree Source for the r8a7795 SoC
3  *
4  * Copyright (C) 2015 Renesas Electronics Corp.
5  *
6  * This file is licensed under the terms of the GNU General Public License
7  * version 2.  This program is licensed "as is" without any warranty of any
8  * kind, whether express or implied.
9  */
10
11 #include <dt-bindings/clock/r8a7795-cpg-mssr.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/power/r8a7795-sysc.h>
14
15 / {
16         compatible = "renesas,r8a7795";
17         #address-cells = <2>;
18         #size-cells = <2>;
19
20         aliases {
21                 i2c0 = &i2c0;
22                 i2c1 = &i2c1;
23                 i2c2 = &i2c2;
24                 i2c3 = &i2c3;
25                 i2c4 = &i2c4;
26                 i2c5 = &i2c5;
27                 i2c6 = &i2c6;
28         };
29
30         psci {
31                 compatible = "arm,psci-0.2";
32                 method = "smc";
33         };
34
35         cpus {
36                 #address-cells = <1>;
37                 #size-cells = <0>;
38
39                 a57_0: cpu@0 {
40                         compatible = "arm,cortex-a57", "arm,armv8";
41                         reg = <0x0>;
42                         device_type = "cpu";
43                         power-domains = <&sysc R8A7795_PD_CA57_CPU0>;
44                         next-level-cache = <&L2_CA57>;
45                         enable-method = "psci";
46                 };
47
48                 a57_1: cpu@1 {
49                         compatible = "arm,cortex-a57","arm,armv8";
50                         reg = <0x1>;
51                         device_type = "cpu";
52                         power-domains = <&sysc R8A7795_PD_CA57_CPU1>;
53                         next-level-cache = <&L2_CA57>;
54                         enable-method = "psci";
55                 };
56
57                 a57_2: cpu@2 {
58                         compatible = "arm,cortex-a57","arm,armv8";
59                         reg = <0x2>;
60                         device_type = "cpu";
61                         power-domains = <&sysc R8A7795_PD_CA57_CPU2>;
62                         next-level-cache = <&L2_CA57>;
63                         enable-method = "psci";
64                 };
65
66                 a57_3: cpu@3 {
67                         compatible = "arm,cortex-a57","arm,armv8";
68                         reg = <0x3>;
69                         device_type = "cpu";
70                         power-domains = <&sysc R8A7795_PD_CA57_CPU3>;
71                         next-level-cache = <&L2_CA57>;
72                         enable-method = "psci";
73                 };
74
75                 L2_CA57: cache-controller@0 {
76                         compatible = "cache";
77                         reg = <0>;
78                         power-domains = <&sysc R8A7795_PD_CA57_SCU>;
79                         cache-unified;
80                         cache-level = <2>;
81                 };
82
83                 L2_CA53: cache-controller@100 {
84                         compatible = "cache";
85                         reg = <0x100>;
86                         power-domains = <&sysc R8A7795_PD_CA53_SCU>;
87                         cache-unified;
88                         cache-level = <2>;
89                 };
90         };
91
92         extal_clk: extal {
93                 compatible = "fixed-clock";
94                 #clock-cells = <0>;
95                 /* This value must be overridden by the board */
96                 clock-frequency = <0>;
97         };
98
99         extalr_clk: extalr {
100                 compatible = "fixed-clock";
101                 #clock-cells = <0>;
102                 /* This value must be overridden by the board */
103                 clock-frequency = <0>;
104         };
105
106         /*
107          * The external audio clocks are configured as 0 Hz fixed frequency
108          * clocks by default.
109          * Boards that provide audio clocks should override them.
110          */
111         audio_clk_a: audio_clk_a {
112                 compatible = "fixed-clock";
113                 #clock-cells = <0>;
114                 clock-frequency = <0>;
115         };
116
117         audio_clk_b: audio_clk_b {
118                 compatible = "fixed-clock";
119                 #clock-cells = <0>;
120                 clock-frequency = <0>;
121         };
122
123         audio_clk_c: audio_clk_c {
124                 compatible = "fixed-clock";
125                 #clock-cells = <0>;
126                 clock-frequency = <0>;
127         };
128
129         /* External CAN clock - to be overridden by boards that provide it */
130         can_clk: can {
131                 compatible = "fixed-clock";
132                 #clock-cells = <0>;
133                 clock-frequency = <0>;
134         };
135
136         /* External SCIF clock - to be overridden by boards that provide it */
137         scif_clk: scif {
138                 compatible = "fixed-clock";
139                 #clock-cells = <0>;
140                 clock-frequency = <0>;
141         };
142
143         /* External PCIe clock - can be overridden by the board */
144         pcie_bus_clk: pcie_bus {
145                 compatible = "fixed-clock";
146                 #clock-cells = <0>;
147                 clock-frequency = <0>;
148         };
149
150         soc {
151                 compatible = "simple-bus";
152                 interrupt-parent = <&gic>;
153
154                 #address-cells = <2>;
155                 #size-cells = <2>;
156                 ranges;
157
158                 gic: interrupt-controller@f1010000 {
159                         compatible = "arm,gic-400";
160                         #interrupt-cells = <3>;
161                         #address-cells = <0>;
162                         interrupt-controller;
163                         reg = <0x0 0xf1010000 0 0x1000>,
164                               <0x0 0xf1020000 0 0x20000>,
165                               <0x0 0xf1040000 0 0x20000>,
166                               <0x0 0xf1060000 0 0x20000>;
167                         interrupts = <GIC_PPI 9
168                                         (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
169                         clocks = <&cpg CPG_MOD 408>;
170                         clock-names = "clk";
171                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
172                 };
173
174                 wdt0: watchdog@e6020000 {
175                         compatible = "renesas,r8a7795-wdt", "renesas,rcar-gen3-wdt";
176                         reg = <0 0xe6020000 0 0x0c>;
177                         clocks = <&cpg CPG_MOD 402>;
178                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
179                         status = "disabled";
180                 };
181
182                 gpio0: gpio@e6050000 {
183                         compatible = "renesas,gpio-r8a7795",
184                                      "renesas,gpio-rcar";
185                         reg = <0 0xe6050000 0 0x50>;
186                         interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
187                         #gpio-cells = <2>;
188                         gpio-controller;
189                         gpio-ranges = <&pfc 0 0 16>;
190                         #interrupt-cells = <2>;
191                         interrupt-controller;
192                         clocks = <&cpg CPG_MOD 912>;
193                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
194                 };
195
196                 gpio1: gpio@e6051000 {
197                         compatible = "renesas,gpio-r8a7795",
198                                      "renesas,gpio-rcar";
199                         reg = <0 0xe6051000 0 0x50>;
200                         interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
201                         #gpio-cells = <2>;
202                         gpio-controller;
203                         gpio-ranges = <&pfc 0 32 28>;
204                         #interrupt-cells = <2>;
205                         interrupt-controller;
206                         clocks = <&cpg CPG_MOD 911>;
207                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
208                 };
209
210                 gpio2: gpio@e6052000 {
211                         compatible = "renesas,gpio-r8a7795",
212                                      "renesas,gpio-rcar";
213                         reg = <0 0xe6052000 0 0x50>;
214                         interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
215                         #gpio-cells = <2>;
216                         gpio-controller;
217                         gpio-ranges = <&pfc 0 64 15>;
218                         #interrupt-cells = <2>;
219                         interrupt-controller;
220                         clocks = <&cpg CPG_MOD 910>;
221                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
222                 };
223
224                 gpio3: gpio@e6053000 {
225                         compatible = "renesas,gpio-r8a7795",
226                                      "renesas,gpio-rcar";
227                         reg = <0 0xe6053000 0 0x50>;
228                         interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
229                         #gpio-cells = <2>;
230                         gpio-controller;
231                         gpio-ranges = <&pfc 0 96 16>;
232                         #interrupt-cells = <2>;
233                         interrupt-controller;
234                         clocks = <&cpg CPG_MOD 909>;
235                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
236                 };
237
238                 gpio4: gpio@e6054000 {
239                         compatible = "renesas,gpio-r8a7795",
240                                      "renesas,gpio-rcar";
241                         reg = <0 0xe6054000 0 0x50>;
242                         interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
243                         #gpio-cells = <2>;
244                         gpio-controller;
245                         gpio-ranges = <&pfc 0 128 18>;
246                         #interrupt-cells = <2>;
247                         interrupt-controller;
248                         clocks = <&cpg CPG_MOD 908>;
249                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
250                 };
251
252                 gpio5: gpio@e6055000 {
253                         compatible = "renesas,gpio-r8a7795",
254                                      "renesas,gpio-rcar";
255                         reg = <0 0xe6055000 0 0x50>;
256                         interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
257                         #gpio-cells = <2>;
258                         gpio-controller;
259                         gpio-ranges = <&pfc 0 160 26>;
260                         #interrupt-cells = <2>;
261                         interrupt-controller;
262                         clocks = <&cpg CPG_MOD 907>;
263                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
264                 };
265
266                 gpio6: gpio@e6055400 {
267                         compatible = "renesas,gpio-r8a7795",
268                                      "renesas,gpio-rcar";
269                         reg = <0 0xe6055400 0 0x50>;
270                         interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
271                         #gpio-cells = <2>;
272                         gpio-controller;
273                         gpio-ranges = <&pfc 0 192 32>;
274                         #interrupt-cells = <2>;
275                         interrupt-controller;
276                         clocks = <&cpg CPG_MOD 906>;
277                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
278                 };
279
280                 gpio7: gpio@e6055800 {
281                         compatible = "renesas,gpio-r8a7795",
282                                      "renesas,gpio-rcar";
283                         reg = <0 0xe6055800 0 0x50>;
284                         interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
285                         #gpio-cells = <2>;
286                         gpio-controller;
287                         gpio-ranges = <&pfc 0 224 4>;
288                         #interrupt-cells = <2>;
289                         interrupt-controller;
290                         clocks = <&cpg CPG_MOD 905>;
291                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
292                 };
293
294                 pmu_a57 {
295                         compatible = "arm,cortex-a57-pmu";
296                         interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
297                                      <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
298                                      <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
299                                      <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
300                         interrupt-affinity = <&a57_0>,
301                                              <&a57_1>,
302                                              <&a57_2>,
303                                              <&a57_3>;
304                 };
305
306                 timer {
307                         compatible = "arm,armv8-timer";
308                         interrupts = <GIC_PPI 13
309                                         (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
310                                      <GIC_PPI 14
311                                         (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
312                                      <GIC_PPI 11
313                                         (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
314                                      <GIC_PPI 10
315                                         (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
316                 };
317
318                 cpg: clock-controller@e6150000 {
319                         compatible = "renesas,r8a7795-cpg-mssr";
320                         reg = <0 0xe6150000 0 0x1000>;
321                         clocks = <&extal_clk>, <&extalr_clk>;
322                         clock-names = "extal", "extalr";
323                         #clock-cells = <2>;
324                         #power-domain-cells = <0>;
325                 };
326
327                 rst: reset-controller@e6160000 {
328                         compatible = "renesas,r8a7795-rst";
329                         reg = <0 0xe6160000 0 0x0200>;
330                 };
331
332                 prr: chipid@fff00044 {
333                         compatible = "renesas,prr";
334                         reg = <0 0xfff00044 0 4>;
335                 };
336
337                 sysc: system-controller@e6180000 {
338                         compatible = "renesas,r8a7795-sysc";
339                         reg = <0 0xe6180000 0 0x0400>;
340                         #power-domain-cells = <1>;
341                 };
342
343                 pfc: pfc@e6060000 {
344                         compatible = "renesas,pfc-r8a7795";
345                         reg = <0 0xe6060000 0 0x50c>;
346                 };
347
348                 intc_ex: interrupt-controller@e61c0000 {
349                         compatible = "renesas,intc-ex-r8a7795", "renesas,irqc";
350                         #interrupt-cells = <2>;
351                         interrupt-controller;
352                         reg = <0 0xe61c0000 0 0x200>;
353                         interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH
354                                       GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH
355                                       GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH
356                                       GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH
357                                       GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH
358                                       GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
359                         clocks = <&cpg CPG_MOD 407>;
360                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
361                 };
362
363                 dmac0: dma-controller@e6700000 {
364                         compatible = "renesas,dmac-r8a7795",
365                                      "renesas,rcar-dmac";
366                         reg = <0 0xe6700000 0 0x10000>;
367                         interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH
368                                       GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
369                                       GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
370                                       GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH
371                                       GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH
372                                       GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH
373                                       GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH
374                                       GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH
375                                       GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH
376                                       GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH
377                                       GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH
378                                       GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH
379                                       GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH
380                                       GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH
381                                       GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
382                                       GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH
383                                       GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;
384                         interrupt-names = "error",
385                                         "ch0", "ch1", "ch2", "ch3",
386                                         "ch4", "ch5", "ch6", "ch7",
387                                         "ch8", "ch9", "ch10", "ch11",
388                                         "ch12", "ch13", "ch14", "ch15";
389                         clocks = <&cpg CPG_MOD 219>;
390                         clock-names = "fck";
391                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
392                         #dma-cells = <1>;
393                         dma-channels = <16>;
394                 };
395
396                 dmac1: dma-controller@e7300000 {
397                         compatible = "renesas,dmac-r8a7795",
398                                      "renesas,rcar-dmac";
399                         reg = <0 0xe7300000 0 0x10000>;
400                         interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH
401                                       GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH
402                                       GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH
403                                       GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH
404                                       GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH
405                                       GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH
406                                       GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH
407                                       GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH
408                                       GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH
409                                       GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH
410                                       GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH
411                                       GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH
412                                       GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH
413                                       GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH
414                                       GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
415                                       GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH
416                                       GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>;
417                         interrupt-names = "error",
418                                         "ch0", "ch1", "ch2", "ch3",
419                                         "ch4", "ch5", "ch6", "ch7",
420                                         "ch8", "ch9", "ch10", "ch11",
421                                         "ch12", "ch13", "ch14", "ch15";
422                         clocks = <&cpg CPG_MOD 218>;
423                         clock-names = "fck";
424                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
425                         #dma-cells = <1>;
426                         dma-channels = <16>;
427                 };
428
429                 dmac2: dma-controller@e7310000 {
430                         compatible = "renesas,dmac-r8a7795",
431                                      "renesas,rcar-dmac";
432                         reg = <0 0xe7310000 0 0x10000>;
433                         interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH
434                                       GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH
435                                       GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH
436                                       GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH
437                                       GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH
438                                       GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH
439                                       GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH
440                                       GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH
441                                       GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH
442                                       GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH
443                                       GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH
444                                       GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH
445                                       GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH
446                                       GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH
447                                       GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH
448                                       GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH
449                                       GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
450                         interrupt-names = "error",
451                                         "ch0", "ch1", "ch2", "ch3",
452                                         "ch4", "ch5", "ch6", "ch7",
453                                         "ch8", "ch9", "ch10", "ch11",
454                                         "ch12", "ch13", "ch14", "ch15";
455                         clocks = <&cpg CPG_MOD 217>;
456                         clock-names = "fck";
457                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
458                         #dma-cells = <1>;
459                         dma-channels = <16>;
460                 };
461
462                 audma0: dma-controller@ec700000 {
463                         compatible = "renesas,dmac-r8a7795",
464                                      "renesas,rcar-dmac";
465                         reg = <0 0xec700000 0 0x10000>;
466                         interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH
467                                       GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH
468                                       GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH
469                                       GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH
470                                       GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH
471                                       GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH
472                                       GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH
473                                       GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH
474                                       GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH
475                                       GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH
476                                       GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH
477                                       GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH
478                                       GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH
479                                       GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH
480                                       GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH
481                                       GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH
482                                       GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>;
483                         interrupt-names = "error",
484                                         "ch0", "ch1", "ch2", "ch3",
485                                         "ch4", "ch5", "ch6", "ch7",
486                                         "ch8", "ch9", "ch10", "ch11",
487                                         "ch12", "ch13", "ch14", "ch15";
488                         clocks = <&cpg CPG_MOD 502>;
489                         clock-names = "fck";
490                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
491                         #dma-cells = <1>;
492                         dma-channels = <16>;
493                 };
494
495                 audma1: dma-controller@ec720000 {
496                         compatible = "renesas,dmac-r8a7795",
497                                      "renesas,rcar-dmac";
498                         reg = <0 0xec720000 0 0x10000>;
499                         interrupts = <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH
500                                       GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH
501                                       GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH
502                                       GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH
503                                       GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH
504                                       GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH
505                                       GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH
506                                       GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH
507                                       GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH
508                                       GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH
509                                       GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH
510                                       GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH
511                                       GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH
512                                       GIC_SPI 348 IRQ_TYPE_LEVEL_HIGH
513                                       GIC_SPI 349 IRQ_TYPE_LEVEL_HIGH
514                                       GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH
515                                       GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH>;
516                         interrupt-names = "error",
517                                         "ch0", "ch1", "ch2", "ch3",
518                                         "ch4", "ch5", "ch6", "ch7",
519                                         "ch8", "ch9", "ch10", "ch11",
520                                         "ch12", "ch13", "ch14", "ch15";
521                         clocks = <&cpg CPG_MOD 501>;
522                         clock-names = "fck";
523                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
524                         #dma-cells = <1>;
525                         dma-channels = <16>;
526                 };
527
528                 avb: ethernet@e6800000 {
529                         compatible = "renesas,etheravb-r8a7795",
530                                      "renesas,etheravb-rcar-gen3";
531                         reg = <0 0xe6800000 0 0x800>, <0 0xe6a00000 0 0x10000>;
532                         interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
533                                      <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
534                                      <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
535                                      <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
536                                      <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
537                                      <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
538                                      <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
539                                      <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
540                                      <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
541                                      <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
542                                      <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
543                                      <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
544                                      <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
545                                      <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
546                                      <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
547                                      <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
548                                      <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
549                                      <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
550                                      <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
551                                      <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
552                                      <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
553                                      <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
554                                      <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
555                                      <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
556                                      <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
557                         interrupt-names = "ch0", "ch1", "ch2", "ch3",
558                                           "ch4", "ch5", "ch6", "ch7",
559                                           "ch8", "ch9", "ch10", "ch11",
560                                           "ch12", "ch13", "ch14", "ch15",
561                                           "ch16", "ch17", "ch18", "ch19",
562                                           "ch20", "ch21", "ch22", "ch23",
563                                           "ch24";
564                         clocks = <&cpg CPG_MOD 812>;
565                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
566                         phy-mode = "rgmii-id";
567                         #address-cells = <1>;
568                         #size-cells = <0>;
569                         status = "disabled";
570                 };
571
572                 can0: can@e6c30000 {
573                         compatible = "renesas,can-r8a7795",
574                                      "renesas,rcar-gen3-can";
575                         reg = <0 0xe6c30000 0 0x1000>;
576                         interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
577                         clocks = <&cpg CPG_MOD 916>,
578                                <&cpg CPG_CORE R8A7795_CLK_CANFD>,
579                                <&can_clk>;
580                         clock-names = "clkp1", "clkp2", "can_clk";
581                         assigned-clocks = <&cpg CPG_CORE R8A7795_CLK_CANFD>;
582                         assigned-clock-rates = <40000000>;
583                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
584                         status = "disabled";
585                 };
586
587                 can1: can@e6c38000 {
588                         compatible = "renesas,can-r8a7795",
589                                      "renesas,rcar-gen3-can";
590                         reg = <0 0xe6c38000 0 0x1000>;
591                         interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
592                         clocks = <&cpg CPG_MOD 915>,
593                                <&cpg CPG_CORE R8A7795_CLK_CANFD>,
594                                <&can_clk>;
595                         clock-names = "clkp1", "clkp2", "can_clk";
596                         assigned-clocks = <&cpg CPG_CORE R8A7795_CLK_CANFD>;
597                         assigned-clock-rates = <40000000>;
598                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
599                         status = "disabled";
600                 };
601
602                 canfd: can@e66c0000 {
603                         compatible = "renesas,r8a7795-canfd",
604                                      "renesas,rcar-gen3-canfd";
605                         reg = <0 0xe66c0000 0 0x8000>;
606                         interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
607                                    <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
608                         clocks = <&cpg CPG_MOD 914>,
609                                <&cpg CPG_CORE R8A7795_CLK_CANFD>,
610                                <&can_clk>;
611                         clock-names = "fck", "canfd", "can_clk";
612                         assigned-clocks = <&cpg CPG_CORE R8A7795_CLK_CANFD>;
613                         assigned-clock-rates = <40000000>;
614                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
615                         status = "disabled";
616
617                         channel0 {
618                                 status = "disabled";
619                         };
620
621                         channel1 {
622                                 status = "disabled";
623                         };
624                 };
625
626                 hscif0: serial@e6540000 {
627                         compatible = "renesas,hscif-r8a7795",
628                                      "renesas,rcar-gen3-hscif",
629                                      "renesas,hscif";
630                         reg = <0 0xe6540000 0 96>;
631                         interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
632                         clocks = <&cpg CPG_MOD 520>,
633                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
634                                  <&scif_clk>;
635                         clock-names = "fck", "brg_int", "scif_clk";
636                         dmas = <&dmac1 0x31>, <&dmac1 0x30>;
637                         dma-names = "tx", "rx";
638                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
639                         status = "disabled";
640                 };
641
642                 hscif1: serial@e6550000 {
643                         compatible = "renesas,hscif-r8a7795",
644                                      "renesas,rcar-gen3-hscif",
645                                      "renesas,hscif";
646                         reg = <0 0xe6550000 0 96>;
647                         interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
648                         clocks = <&cpg CPG_MOD 519>,
649                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
650                                  <&scif_clk>;
651                         clock-names = "fck", "brg_int", "scif_clk";
652                         dmas = <&dmac1 0x33>, <&dmac1 0x32>;
653                         dma-names = "tx", "rx";
654                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
655                         status = "disabled";
656                 };
657
658                 hscif2: serial@e6560000 {
659                         compatible = "renesas,hscif-r8a7795",
660                                      "renesas,rcar-gen3-hscif",
661                                      "renesas,hscif";
662                         reg = <0 0xe6560000 0 96>;
663                         interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
664                         clocks = <&cpg CPG_MOD 518>,
665                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
666                                  <&scif_clk>;
667                         clock-names = "fck", "brg_int", "scif_clk";
668                         dmas = <&dmac1 0x35>, <&dmac1 0x34>;
669                         dma-names = "tx", "rx";
670                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
671                         status = "disabled";
672                 };
673
674                 hscif3: serial@e66a0000 {
675                         compatible = "renesas,hscif-r8a7795",
676                                      "renesas,rcar-gen3-hscif",
677                                      "renesas,hscif";
678                         reg = <0 0xe66a0000 0 96>;
679                         interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
680                         clocks = <&cpg CPG_MOD 517>,
681                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
682                                  <&scif_clk>;
683                         clock-names = "fck", "brg_int", "scif_clk";
684                         dmas = <&dmac0 0x37>, <&dmac0 0x36>;
685                         dma-names = "tx", "rx";
686                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
687                         status = "disabled";
688                 };
689
690                 hscif4: serial@e66b0000 {
691                         compatible = "renesas,hscif-r8a7795",
692                                      "renesas,rcar-gen3-hscif",
693                                      "renesas,hscif";
694                         reg = <0 0xe66b0000 0 96>;
695                         interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
696                         clocks = <&cpg CPG_MOD 516>,
697                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
698                                  <&scif_clk>;
699                         clock-names = "fck", "brg_int", "scif_clk";
700                         dmas = <&dmac0 0x39>, <&dmac0 0x38>;
701                         dma-names = "tx", "rx";
702                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
703                         status = "disabled";
704                 };
705
706                 scif0: serial@e6e60000 {
707                         compatible = "renesas,scif-r8a7795",
708                                      "renesas,rcar-gen3-scif", "renesas,scif";
709                         reg = <0 0xe6e60000 0 64>;
710                         interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
711                         clocks = <&cpg CPG_MOD 207>,
712                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
713                                  <&scif_clk>;
714                         clock-names = "fck", "brg_int", "scif_clk";
715                         dmas = <&dmac1 0x51>, <&dmac1 0x50>;
716                         dma-names = "tx", "rx";
717                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
718                         status = "disabled";
719                 };
720
721                 scif1: serial@e6e68000 {
722                         compatible = "renesas,scif-r8a7795",
723                                      "renesas,rcar-gen3-scif", "renesas,scif";
724                         reg = <0 0xe6e68000 0 64>;
725                         interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
726                         clocks = <&cpg CPG_MOD 206>,
727                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
728                                  <&scif_clk>;
729                         clock-names = "fck", "brg_int", "scif_clk";
730                         dmas = <&dmac1 0x53>, <&dmac1 0x52>;
731                         dma-names = "tx", "rx";
732                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
733                         status = "disabled";
734                 };
735
736                 scif2: serial@e6e88000 {
737                         compatible = "renesas,scif-r8a7795",
738                                      "renesas,rcar-gen3-scif", "renesas,scif";
739                         reg = <0 0xe6e88000 0 64>;
740                         interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
741                         clocks = <&cpg CPG_MOD 310>,
742                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
743                                  <&scif_clk>;
744                         clock-names = "fck", "brg_int", "scif_clk";
745                         dmas = <&dmac1 0x13>, <&dmac1 0x12>;
746                         dma-names = "tx", "rx";
747                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
748                         status = "disabled";
749                 };
750
751                 scif3: serial@e6c50000 {
752                         compatible = "renesas,scif-r8a7795",
753                                      "renesas,rcar-gen3-scif", "renesas,scif";
754                         reg = <0 0xe6c50000 0 64>;
755                         interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
756                         clocks = <&cpg CPG_MOD 204>,
757                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
758                                  <&scif_clk>;
759                         clock-names = "fck", "brg_int", "scif_clk";
760                         dmas = <&dmac0 0x57>, <&dmac0 0x56>;
761                         dma-names = "tx", "rx";
762                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
763                         status = "disabled";
764                 };
765
766                 scif4: serial@e6c40000 {
767                         compatible = "renesas,scif-r8a7795",
768                                      "renesas,rcar-gen3-scif", "renesas,scif";
769                         reg = <0 0xe6c40000 0 64>;
770                         interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
771                         clocks = <&cpg CPG_MOD 203>,
772                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
773                                  <&scif_clk>;
774                         clock-names = "fck", "brg_int", "scif_clk";
775                         dmas = <&dmac0 0x59>, <&dmac0 0x58>;
776                         dma-names = "tx", "rx";
777                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
778                         status = "disabled";
779                 };
780
781                 scif5: serial@e6f30000 {
782                         compatible = "renesas,scif-r8a7795",
783                                      "renesas,rcar-gen3-scif", "renesas,scif";
784                         reg = <0 0xe6f30000 0 64>;
785                         interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
786                         clocks = <&cpg CPG_MOD 202>,
787                                  <&cpg CPG_CORE R8A7795_CLK_S3D1>,
788                                  <&scif_clk>;
789                         clock-names = "fck", "brg_int", "scif_clk";
790                         dmas = <&dmac1 0x5b>, <&dmac1 0x5a>;
791                         dma-names = "tx", "rx";
792                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
793                         status = "disabled";
794                 };
795
796                 i2c0: i2c@e6500000 {
797                         #address-cells = <1>;
798                         #size-cells = <0>;
799                         compatible = "renesas,i2c-r8a7795",
800                                      "renesas,rcar-gen3-i2c";
801                         reg = <0 0xe6500000 0 0x40>;
802                         interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>;
803                         clocks = <&cpg CPG_MOD 931>;
804                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
805                         dmas = <&dmac1 0x91>, <&dmac1 0x90>;
806                         dma-names = "tx", "rx";
807                         i2c-scl-internal-delay-ns = <110>;
808                         status = "disabled";
809                 };
810
811                 i2c1: i2c@e6508000 {
812                         #address-cells = <1>;
813                         #size-cells = <0>;
814                         compatible = "renesas,i2c-r8a7795",
815                                      "renesas,rcar-gen3-i2c";
816                         reg = <0 0xe6508000 0 0x40>;
817                         interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>;
818                         clocks = <&cpg CPG_MOD 930>;
819                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
820                         dmas = <&dmac1 0x93>, <&dmac1 0x92>;
821                         dma-names = "tx", "rx";
822                         i2c-scl-internal-delay-ns = <6>;
823                         status = "disabled";
824                 };
825
826                 i2c2: i2c@e6510000 {
827                         #address-cells = <1>;
828                         #size-cells = <0>;
829                         compatible = "renesas,i2c-r8a7795",
830                                      "renesas,rcar-gen3-i2c";
831                         reg = <0 0xe6510000 0 0x40>;
832                         interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>;
833                         clocks = <&cpg CPG_MOD 929>;
834                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
835                         dmas = <&dmac1 0x95>, <&dmac1 0x94>;
836                         dma-names = "tx", "rx";
837                         i2c-scl-internal-delay-ns = <6>;
838                         status = "disabled";
839                 };
840
841                 i2c3: i2c@e66d0000 {
842                         #address-cells = <1>;
843                         #size-cells = <0>;
844                         compatible = "renesas,i2c-r8a7795",
845                                      "renesas,rcar-gen3-i2c";
846                         reg = <0 0xe66d0000 0 0x40>;
847                         interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>;
848                         clocks = <&cpg CPG_MOD 928>;
849                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
850                         dmas = <&dmac0 0x97>, <&dmac0 0x96>;
851                         dma-names = "tx", "rx";
852                         i2c-scl-internal-delay-ns = <110>;
853                         status = "disabled";
854                 };
855
856                 i2c4: i2c@e66d8000 {
857                         #address-cells = <1>;
858                         #size-cells = <0>;
859                         compatible = "renesas,i2c-r8a7795",
860                                      "renesas,rcar-gen3-i2c";
861                         reg = <0 0xe66d8000 0 0x40>;
862                         interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
863                         clocks = <&cpg CPG_MOD 927>;
864                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
865                         dmas = <&dmac0 0x99>, <&dmac0 0x98>;
866                         dma-names = "tx", "rx";
867                         i2c-scl-internal-delay-ns = <110>;
868                         status = "disabled";
869                 };
870
871                 i2c5: i2c@e66e0000 {
872                         #address-cells = <1>;
873                         #size-cells = <0>;
874                         compatible = "renesas,i2c-r8a7795",
875                                      "renesas,rcar-gen3-i2c";
876                         reg = <0 0xe66e0000 0 0x40>;
877                         interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
878                         clocks = <&cpg CPG_MOD 919>;
879                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
880                         dmas = <&dmac0 0x9b>, <&dmac0 0x9a>;
881                         dma-names = "tx", "rx";
882                         i2c-scl-internal-delay-ns = <110>;
883                         status = "disabled";
884                 };
885
886                 i2c6: i2c@e66e8000 {
887                         #address-cells = <1>;
888                         #size-cells = <0>;
889                         compatible = "renesas,i2c-r8a7795",
890                                      "renesas,rcar-gen3-i2c";
891                         reg = <0 0xe66e8000 0 0x40>;
892                         interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
893                         clocks = <&cpg CPG_MOD 918>;
894                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
895                         dmas = <&dmac0 0x9d>, <&dmac0 0x9c>;
896                         dma-names = "tx", "rx";
897                         i2c-scl-internal-delay-ns = <6>;
898                         status = "disabled";
899                 };
900
901                 pwm0: pwm@e6e30000 {
902                         compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
903                         reg = <0 0xe6e30000 0 0x8>;
904                         clocks = <&cpg CPG_MOD 523>;
905                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
906                         #pwm-cells = <2>;
907                         status = "disabled";
908                 };
909
910                 pwm1: pwm@e6e31000 {
911                         compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
912                         reg = <0 0xe6e31000 0 0x8>;
913                         clocks = <&cpg CPG_MOD 523>;
914                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
915                         #pwm-cells = <2>;
916                         status = "disabled";
917                 };
918
919                 pwm2: pwm@e6e32000 {
920                         compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
921                         reg = <0 0xe6e32000 0 0x8>;
922                         clocks = <&cpg CPG_MOD 523>;
923                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
924                         #pwm-cells = <2>;
925                         status = "disabled";
926                 };
927
928                 pwm3: pwm@e6e33000 {
929                         compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
930                         reg = <0 0xe6e33000 0 0x8>;
931                         clocks = <&cpg CPG_MOD 523>;
932                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
933                         #pwm-cells = <2>;
934                         status = "disabled";
935                 };
936
937                 pwm4: pwm@e6e34000 {
938                         compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
939                         reg = <0 0xe6e34000 0 0x8>;
940                         clocks = <&cpg CPG_MOD 523>;
941                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
942                         #pwm-cells = <2>;
943                         status = "disabled";
944                 };
945
946                 pwm5: pwm@e6e35000 {
947                         compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
948                         reg = <0 0xe6e35000 0 0x8>;
949                         clocks = <&cpg CPG_MOD 523>;
950                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
951                         #pwm-cells = <2>;
952                         status = "disabled";
953                 };
954
955                 pwm6: pwm@e6e36000 {
956                         compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
957                         reg = <0 0xe6e36000 0 0x8>;
958                         clocks = <&cpg CPG_MOD 523>;
959                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
960                         #pwm-cells = <2>;
961                         status = "disabled";
962                 };
963
964                 rcar_sound: sound@ec500000 {
965                         /*
966                          * #sound-dai-cells is required
967                          *
968                          * Single DAI : #sound-dai-cells = <0>; <&rcar_sound>;
969                          * Multi  DAI : #sound-dai-cells = <1>; <&rcar_sound N>;
970                          */
971                         /*
972                          * #clock-cells is required for audio_clkout0/1/2/3
973                          *
974                          * clkout       : #clock-cells = <0>;   <&rcar_sound>;
975                          * clkout0/1/2/3: #clock-cells = <1>;   <&rcar_sound N>;
976                          */
977                         compatible =  "renesas,rcar_sound-r8a7795", "renesas,rcar_sound-gen3";
978                         reg =   <0 0xec500000 0 0x1000>, /* SCU */
979                                 <0 0xec5a0000 0 0x100>,  /* ADG */
980                                 <0 0xec540000 0 0x1000>, /* SSIU */
981                                 <0 0xec541000 0 0x280>,  /* SSI */
982                                 <0 0xec740000 0 0x200>;  /* Audio DMAC peri peri*/
983                         reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";
984
985                         clocks = <&cpg CPG_MOD 1005>,
986                                  <&cpg CPG_MOD 1006>, <&cpg CPG_MOD 1007>,
987                                  <&cpg CPG_MOD 1008>, <&cpg CPG_MOD 1009>,
988                                  <&cpg CPG_MOD 1010>, <&cpg CPG_MOD 1011>,
989                                  <&cpg CPG_MOD 1012>, <&cpg CPG_MOD 1013>,
990                                  <&cpg CPG_MOD 1014>, <&cpg CPG_MOD 1015>,
991                                  <&cpg CPG_MOD 1022>, <&cpg CPG_MOD 1023>,
992                                  <&cpg CPG_MOD 1024>, <&cpg CPG_MOD 1025>,
993                                  <&cpg CPG_MOD 1026>, <&cpg CPG_MOD 1027>,
994                                  <&cpg CPG_MOD 1028>, <&cpg CPG_MOD 1029>,
995                                  <&cpg CPG_MOD 1030>, <&cpg CPG_MOD 1031>,
996                                  <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
997                                  <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
998                                  <&cpg CPG_MOD 1019>, <&cpg CPG_MOD 1018>,
999                                  <&audio_clk_a>, <&audio_clk_b>,
1000                                  <&audio_clk_c>,
1001                                  <&cpg CPG_CORE R8A7795_CLK_S0D4>;
1002                         clock-names = "ssi-all",
1003                                       "ssi.9", "ssi.8", "ssi.7", "ssi.6",
1004                                       "ssi.5", "ssi.4", "ssi.3", "ssi.2",
1005                                       "ssi.1", "ssi.0",
1006                                       "src.9", "src.8", "src.7", "src.6",
1007                                       "src.5", "src.4", "src.3", "src.2",
1008                                       "src.1", "src.0",
1009                                       "mix.1", "mix.0",
1010                                       "ctu.1", "ctu.0",
1011                                       "dvc.0", "dvc.1",
1012                                       "clk_a", "clk_b", "clk_c", "clk_i";
1013                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1014                         status = "disabled";
1015
1016                         rcar_sound,dvc {
1017                                 dvc0: dvc-0 {
1018                                         dmas = <&audma0 0xbc>;
1019                                         dma-names = "tx";
1020                                 };
1021                                 dvc1: dvc-1 {
1022                                         dmas = <&audma0 0xbe>;
1023                                         dma-names = "tx";
1024                                 };
1025                         };
1026
1027                         rcar_sound,mix {
1028                                 mix0: mix-0 { };
1029                                 mix1: mix-1 { };
1030                         };
1031
1032                         rcar_sound,ctu {
1033                                 ctu00: ctu-0 { };
1034                                 ctu01: ctu-1 { };
1035                                 ctu02: ctu-2 { };
1036                                 ctu03: ctu-3 { };
1037                                 ctu10: ctu-4 { };
1038                                 ctu11: ctu-5 { };
1039                                 ctu12: ctu-6 { };
1040                                 ctu13: ctu-7 { };
1041                         };
1042
1043                         rcar_sound,src {
1044                                 src0: src-0 {
1045                                         interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>;
1046                                         dmas = <&audma0 0x85>, <&audma1 0x9a>;
1047                                         dma-names = "rx", "tx";
1048                                 };
1049                                 src1: src-1 {
1050                                         interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
1051                                         dmas = <&audma0 0x87>, <&audma1 0x9c>;
1052                                         dma-names = "rx", "tx";
1053                                 };
1054                                 src2: src-2 {
1055                                         interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
1056                                         dmas = <&audma0 0x89>, <&audma1 0x9e>;
1057                                         dma-names = "rx", "tx";
1058                                 };
1059                                 src3: src-3 {
1060                                         interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
1061                                         dmas = <&audma0 0x8b>, <&audma1 0xa0>;
1062                                         dma-names = "rx", "tx";
1063                                 };
1064                                 src4: src-4 {
1065                                         interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
1066                                         dmas = <&audma0 0x8d>, <&audma1 0xb0>;
1067                                         dma-names = "rx", "tx";
1068                                 };
1069                                 src5: src-5 {
1070                                         interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
1071                                         dmas = <&audma0 0x8f>, <&audma1 0xb2>;
1072                                         dma-names = "rx", "tx";
1073                                 };
1074                                 src6: src-6 {
1075                                         interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
1076                                         dmas = <&audma0 0x91>, <&audma1 0xb4>;
1077                                         dma-names = "rx", "tx";
1078                                 };
1079                                 src7: src-7 {
1080                                         interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
1081                                         dmas = <&audma0 0x93>, <&audma1 0xb6>;
1082                                         dma-names = "rx", "tx";
1083                                 };
1084                                 src8: src-8 {
1085                                         interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
1086                                         dmas = <&audma0 0x95>, <&audma1 0xb8>;
1087                                         dma-names = "rx", "tx";
1088                                 };
1089                                 src9: src-9 {
1090                                         interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>;
1091                                         dmas = <&audma0 0x97>, <&audma1 0xba>;
1092                                         dma-names = "rx", "tx";
1093                                 };
1094                         };
1095
1096                         rcar_sound,ssi {
1097                                 ssi0: ssi-0 {
1098                                         interrupts = <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>;
1099                                         dmas = <&audma0 0x01>, <&audma1 0x02>, <&audma0 0x15>, <&audma1 0x16>;
1100                                         dma-names = "rx", "tx", "rxu", "txu";
1101                                 };
1102                                 ssi1: ssi-1 {
1103                                          interrupts = <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>;
1104                                         dmas = <&audma0 0x03>, <&audma1 0x04>, <&audma0 0x49>, <&audma1 0x4a>;
1105                                         dma-names = "rx", "tx", "rxu", "txu";
1106                                 };
1107                                 ssi2: ssi-2 {
1108                                         interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH>;
1109                                         dmas = <&audma0 0x05>, <&audma1 0x06>, <&audma0 0x63>, <&audma1 0x64>;
1110                                         dma-names = "rx", "tx", "rxu", "txu";
1111                                 };
1112                                 ssi3: ssi-3 {
1113                                         interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
1114                                         dmas = <&audma0 0x07>, <&audma1 0x08>, <&audma0 0x6f>, <&audma1 0x70>;
1115                                         dma-names = "rx", "tx", "rxu", "txu";
1116                                 };
1117                                 ssi4: ssi-4 {
1118                                         interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>;
1119                                         dmas = <&audma0 0x09>, <&audma1 0x0a>, <&audma0 0x71>, <&audma1 0x72>;
1120                                         dma-names = "rx", "tx", "rxu", "txu";
1121                                 };
1122                                 ssi5: ssi-5 {
1123                                         interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>;
1124                                         dmas = <&audma0 0x0b>, <&audma1 0x0c>, <&audma0 0x73>, <&audma1 0x74>;
1125                                         dma-names = "rx", "tx", "rxu", "txu";
1126                                 };
1127                                 ssi6: ssi-6 {
1128                                         interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>;
1129                                         dmas = <&audma0 0x0d>, <&audma1 0x0e>, <&audma0 0x75>, <&audma1 0x76>;
1130                                         dma-names = "rx", "tx", "rxu", "txu";
1131                                 };
1132                                 ssi7: ssi-7 {
1133                                         interrupts = <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>;
1134                                         dmas = <&audma0 0x0f>, <&audma1 0x10>, <&audma0 0x79>, <&audma1 0x7a>;
1135                                         dma-names = "rx", "tx", "rxu", "txu";
1136                                 };
1137                                 ssi8: ssi-8 {
1138                                         interrupts = <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH>;
1139                                         dmas = <&audma0 0x11>, <&audma1 0x12>, <&audma0 0x7b>, <&audma1 0x7c>;
1140                                         dma-names = "rx", "tx", "rxu", "txu";
1141                                 };
1142                                 ssi9: ssi-9 {
1143                                         interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>;
1144                                         dmas = <&audma0 0x13>, <&audma1 0x14>, <&audma0 0x7d>, <&audma1 0x7e>;
1145                                         dma-names = "rx", "tx", "rxu", "txu";
1146                                 };
1147                         };
1148                 };
1149
1150                 sata: sata@ee300000 {
1151                         compatible = "renesas,sata-r8a7795";
1152                         reg = <0 0xee300000 0 0x1fff>;
1153                         interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
1154                         clocks = <&cpg CPG_MOD 815>;
1155                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1156                         status = "disabled";
1157                 };
1158
1159                 xhci0: usb@ee000000 {
1160                         compatible = "renesas,xhci-r8a7795", "renesas,rcar-gen3-xhci";
1161                         reg = <0 0xee000000 0 0xc00>;
1162                         interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
1163                         clocks = <&cpg CPG_MOD 328>;
1164                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1165                         status = "disabled";
1166                 };
1167
1168                 xhci1: usb@ee0400000 {
1169                         compatible = "renesas,xhci-r8a7795", "renesas,rcar-gen3-xhci";
1170                         reg = <0 0xee040000 0 0xc00>;
1171                         interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
1172                         clocks = <&cpg CPG_MOD 327>;
1173                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1174                         status = "disabled";
1175                 };
1176
1177                 usb_dmac0: dma-controller@e65a0000 {
1178                         compatible = "renesas,r8a7795-usb-dmac",
1179                                      "renesas,usb-dmac";
1180                         reg = <0 0xe65a0000 0 0x100>;
1181                         interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH
1182                                       GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
1183                         interrupt-names = "ch0", "ch1";
1184                         clocks = <&cpg CPG_MOD 330>;
1185                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1186                         #dma-cells = <1>;
1187                         dma-channels = <2>;
1188                 };
1189
1190                 usb_dmac1: dma-controller@e65b0000 {
1191                         compatible = "renesas,r8a7795-usb-dmac",
1192                                      "renesas,usb-dmac";
1193                         reg = <0 0xe65b0000 0 0x100>;
1194                         interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH
1195                                       GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
1196                         interrupt-names = "ch0", "ch1";
1197                         clocks = <&cpg CPG_MOD 331>;
1198                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1199                         #dma-cells = <1>;
1200                         dma-channels = <2>;
1201                 };
1202
1203                 sdhi0: sd@ee100000 {
1204                         compatible = "renesas,sdhi-r8a7795";
1205                         reg = <0 0xee100000 0 0x2000>;
1206                         interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
1207                         clocks = <&cpg CPG_MOD 314>;
1208                         max-frequency = <200000000>;
1209                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1210                         status = "disabled";
1211                 };
1212
1213                 sdhi1: sd@ee120000 {
1214                         compatible = "renesas,sdhi-r8a7795";
1215                         reg = <0 0xee120000 0 0x2000>;
1216                         interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
1217                         clocks = <&cpg CPG_MOD 313>;
1218                         max-frequency = <200000000>;
1219                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1220                         status = "disabled";
1221                 };
1222
1223                 sdhi2: sd@ee140000 {
1224                         compatible = "renesas,sdhi-r8a7795";
1225                         reg = <0 0xee140000 0 0x2000>;
1226                         interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
1227                         clocks = <&cpg CPG_MOD 312>;
1228                         max-frequency = <200000000>;
1229                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1230                         status = "disabled";
1231                 };
1232
1233                 sdhi3: sd@ee160000 {
1234                         compatible = "renesas,sdhi-r8a7795";
1235                         reg = <0 0xee160000 0 0x2000>;
1236                         interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
1237                         clocks = <&cpg CPG_MOD 311>;
1238                         max-frequency = <200000000>;
1239                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1240                         status = "disabled";
1241                 };
1242
1243                 usb2_phy0: usb-phy@ee080200 {
1244                         compatible = "renesas,usb2-phy-r8a7795",
1245                                      "renesas,rcar-gen3-usb2-phy";
1246                         reg = <0 0xee080200 0 0x700>;
1247                         interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1248                         clocks = <&cpg CPG_MOD 703>;
1249                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1250                         #phy-cells = <0>;
1251                         status = "disabled";
1252                 };
1253
1254                 usb2_phy1: usb-phy@ee0a0200 {
1255                         compatible = "renesas,usb2-phy-r8a7795",
1256                                      "renesas,rcar-gen3-usb2-phy";
1257                         reg = <0 0xee0a0200 0 0x700>;
1258                         clocks = <&cpg CPG_MOD 702>;
1259                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1260                         #phy-cells = <0>;
1261                         status = "disabled";
1262                 };
1263
1264                 usb2_phy2: usb-phy@ee0c0200 {
1265                         compatible = "renesas,usb2-phy-r8a7795",
1266                                      "renesas,rcar-gen3-usb2-phy";
1267                         reg = <0 0xee0c0200 0 0x700>;
1268                         clocks = <&cpg CPG_MOD 701>;
1269                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1270                         #phy-cells = <0>;
1271                         status = "disabled";
1272                 };
1273
1274                 ehci0: usb@ee080100 {
1275                         compatible = "generic-ehci";
1276                         reg = <0 0xee080100 0 0x100>;
1277                         interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1278                         clocks = <&cpg CPG_MOD 703>;
1279                         phys = <&usb2_phy0>;
1280                         phy-names = "usb";
1281                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1282                         status = "disabled";
1283                 };
1284
1285                 ehci1: usb@ee0a0100 {
1286                         compatible = "generic-ehci";
1287                         reg = <0 0xee0a0100 0 0x100>;
1288                         interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
1289                         clocks = <&cpg CPG_MOD 702>;
1290                         phys = <&usb2_phy1>;
1291                         phy-names = "usb";
1292                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1293                         status = "disabled";
1294                 };
1295
1296                 ehci2: usb@ee0c0100 {
1297                         compatible = "generic-ehci";
1298                         reg = <0 0xee0c0100 0 0x100>;
1299                         interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
1300                         clocks = <&cpg CPG_MOD 701>;
1301                         phys = <&usb2_phy2>;
1302                         phy-names = "usb";
1303                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1304                         status = "disabled";
1305                 };
1306
1307                 ohci0: usb@ee080000 {
1308                         compatible = "generic-ohci";
1309                         reg = <0 0xee080000 0 0x100>;
1310                         interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
1311                         clocks = <&cpg CPG_MOD 703>;
1312                         phys = <&usb2_phy0>;
1313                         phy-names = "usb";
1314                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1315                         status = "disabled";
1316                 };
1317
1318                 ohci1: usb@ee0a0000 {
1319                         compatible = "generic-ohci";
1320                         reg = <0 0xee0a0000 0 0x100>;
1321                         interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
1322                         clocks = <&cpg CPG_MOD 702>;
1323                         phys = <&usb2_phy1>;
1324                         phy-names = "usb";
1325                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1326                         status = "disabled";
1327                 };
1328
1329                 ohci2: usb@ee0c0000 {
1330                         compatible = "generic-ohci";
1331                         reg = <0 0xee0c0000 0 0x100>;
1332                         interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
1333                         clocks = <&cpg CPG_MOD 701>;
1334                         phys = <&usb2_phy2>;
1335                         phy-names = "usb";
1336                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1337                         status = "disabled";
1338                 };
1339
1340                 hsusb: usb@e6590000 {
1341                         compatible = "renesas,usbhs-r8a7795",
1342                                      "renesas,rcar-gen3-usbhs";
1343                         reg = <0 0xe6590000 0 0x100>;
1344                         interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
1345                         clocks = <&cpg CPG_MOD 704>;
1346                         dmas = <&usb_dmac0 0>, <&usb_dmac0 1>,
1347                                <&usb_dmac1 0>, <&usb_dmac1 1>;
1348                         dma-names = "ch0", "ch1", "ch2", "ch3";
1349                         renesas,buswait = <11>;
1350                         phys = <&usb2_phy0>;
1351                         phy-names = "usb";
1352                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1353                         status = "disabled";
1354                 };
1355
1356                 pciec0: pcie@fe000000 {
1357                         compatible = "renesas,pcie-r8a7795",
1358                                      "renesas,pcie-rcar-gen3";
1359                         reg = <0 0xfe000000 0 0x80000>;
1360                         #address-cells = <3>;
1361                         #size-cells = <2>;
1362                         bus-range = <0x00 0xff>;
1363                         device_type = "pci";
1364                         ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
1365                                 0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
1366                                 0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
1367                                 0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
1368                         /* Map all possible DDR as inbound ranges */
1369                         dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x40000000>;
1370                         interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
1371                                 <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
1372                                 <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
1373                         #interrupt-cells = <1>;
1374                         interrupt-map-mask = <0 0 0 0>;
1375                         interrupt-map = <0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
1376                         clocks = <&cpg CPG_MOD 319>, <&pcie_bus_clk>;
1377                         clock-names = "pcie", "pcie_bus";
1378                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1379                         status = "disabled";
1380                 };
1381
1382                 pciec1: pcie@ee800000 {
1383                         compatible = "renesas,pcie-r8a7795",
1384                                      "renesas,pcie-rcar-gen3";
1385                         reg = <0 0xee800000 0 0x80000>;
1386                         #address-cells = <3>;
1387                         #size-cells = <2>;
1388                         bus-range = <0x00 0xff>;
1389                         device_type = "pci";
1390                         ranges = <0x01000000 0 0x00000000 0 0xee900000 0 0x00100000
1391                                 0x02000000 0 0xeea00000 0 0xeea00000 0 0x00200000
1392                                 0x02000000 0 0xc0000000 0 0xc0000000 0 0x08000000
1393                                 0x42000000 0 0xc8000000 0 0xc8000000 0 0x08000000>;
1394                         /* Map all possible DDR as inbound ranges */
1395                         dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x40000000>;
1396                         interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
1397                                 <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
1398                                 <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
1399                         #interrupt-cells = <1>;
1400                         interrupt-map-mask = <0 0 0 0>;
1401                         interrupt-map = <0 0 0 0 &gic GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
1402                         clocks = <&cpg CPG_MOD 318>, <&pcie_bus_clk>;
1403                         clock-names = "pcie", "pcie_bus";
1404                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1405                         status = "disabled";
1406                 };
1407
1408                 vspbc: vsp@fe920000 {
1409                         compatible = "renesas,vsp2";
1410                         reg = <0 0xfe920000 0 0x8000>;
1411                         interrupts = <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH>;
1412                         clocks = <&cpg CPG_MOD 624>;
1413                         power-domains = <&sysc R8A7795_PD_A3VP>;
1414
1415                         renesas,fcp = <&fcpvb1>;
1416                 };
1417
1418                 fcpvb1: fcp@fe92f000 {
1419                         compatible = "renesas,fcpv";
1420                         reg = <0 0xfe92f000 0 0x200>;
1421                         clocks = <&cpg CPG_MOD 606>;
1422                         power-domains = <&sysc R8A7795_PD_A3VP>;
1423                 };
1424
1425                 fcpf0: fcp@fe950000 {
1426                         compatible = "renesas,fcpf";
1427                         reg = <0 0xfe950000 0 0x200>;
1428                         clocks = <&cpg CPG_MOD 615>;
1429                         power-domains = <&sysc R8A7795_PD_A3VP>;
1430                 };
1431
1432                 fcpf1: fcp@fe951000 {
1433                         compatible = "renesas,fcpf";
1434                         reg = <0 0xfe951000 0 0x200>;
1435                         clocks = <&cpg CPG_MOD 614>;
1436                         power-domains = <&sysc R8A7795_PD_A3VP>;
1437                 };
1438
1439                 fcpf2: fcp@fe952000 {
1440                         compatible = "renesas,fcpf";
1441                         reg = <0 0xfe952000 0 0x200>;
1442                         clocks = <&cpg CPG_MOD 613>;
1443                         power-domains = <&sysc R8A7795_PD_A3VP>;
1444                 };
1445
1446                 vspbd: vsp@fe960000 {
1447                         compatible = "renesas,vsp2";
1448                         reg = <0 0xfe960000 0 0x8000>;
1449                         interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
1450                         clocks = <&cpg CPG_MOD 626>;
1451                         power-domains = <&sysc R8A7795_PD_A3VP>;
1452
1453                         renesas,fcp = <&fcpvb0>;
1454                 };
1455
1456                 fcpvb0: fcp@fe96f000 {
1457                         compatible = "renesas,fcpv";
1458                         reg = <0 0xfe96f000 0 0x200>;
1459                         clocks = <&cpg CPG_MOD 607>;
1460                         power-domains = <&sysc R8A7795_PD_A3VP>;
1461                 };
1462
1463                 vspi0: vsp@fe9a0000 {
1464                         compatible = "renesas,vsp2";
1465                         reg = <0 0xfe9a0000 0 0x8000>;
1466                         interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH>;
1467                         clocks = <&cpg CPG_MOD 631>;
1468                         power-domains = <&sysc R8A7795_PD_A3VP>;
1469
1470                         renesas,fcp = <&fcpvi0>;
1471                 };
1472
1473                 fcpvi0: fcp@fe9af000 {
1474                         compatible = "renesas,fcpv";
1475                         reg = <0 0xfe9af000 0 0x200>;
1476                         clocks = <&cpg CPG_MOD 611>;
1477                         power-domains = <&sysc R8A7795_PD_A3VP>;
1478                 };
1479
1480                 vspi1: vsp@fe9b0000 {
1481                         compatible = "renesas,vsp2";
1482                         reg = <0 0xfe9b0000 0 0x8000>;
1483                         interrupts = <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH>;
1484                         clocks = <&cpg CPG_MOD 630>;
1485                         power-domains = <&sysc R8A7795_PD_A3VP>;
1486
1487                         renesas,fcp = <&fcpvi1>;
1488                 };
1489
1490                 fcpvi1: fcp@fe9bf000 {
1491                         compatible = "renesas,fcpv";
1492                         reg = <0 0xfe9bf000 0 0x200>;
1493                         clocks = <&cpg CPG_MOD 610>;
1494                         power-domains = <&sysc R8A7795_PD_A3VP>;
1495                 };
1496
1497                 vspi2: vsp@fe9c0000 {
1498                         compatible = "renesas,vsp2";
1499                         reg = <0 0xfe9c0000 0 0x8000>;
1500                         interrupts = <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>;
1501                         clocks = <&cpg CPG_MOD 629>;
1502                         power-domains = <&sysc R8A7795_PD_A3VP>;
1503
1504                         renesas,fcp = <&fcpvi2>;
1505                 };
1506
1507                 fcpvi2: fcp@fe9cf000 {
1508                         compatible = "renesas,fcpv";
1509                         reg = <0 0xfe9cf000 0 0x200>;
1510                         clocks = <&cpg CPG_MOD 609>;
1511                         power-domains = <&sysc R8A7795_PD_A3VP>;
1512                 };
1513
1514                 vspd0: vsp@fea20000 {
1515                         compatible = "renesas,vsp2";
1516                         reg = <0 0xfea20000 0 0x4000>;
1517                         interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>;
1518                         clocks = <&cpg CPG_MOD 623>;
1519                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1520
1521                         renesas,fcp = <&fcpvd0>;
1522                 };
1523
1524                 fcpvd0: fcp@fea27000 {
1525                         compatible = "renesas,fcpv";
1526                         reg = <0 0xfea27000 0 0x200>;
1527                         clocks = <&cpg CPG_MOD 603>;
1528                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1529                 };
1530
1531                 vspd1: vsp@fea28000 {
1532                         compatible = "renesas,vsp2";
1533                         reg = <0 0xfea28000 0 0x4000>;
1534                         interrupts = <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>;
1535                         clocks = <&cpg CPG_MOD 622>;
1536                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1537
1538                         renesas,fcp = <&fcpvd1>;
1539                 };
1540
1541                 fcpvd1: fcp@fea2f000 {
1542                         compatible = "renesas,fcpv";
1543                         reg = <0 0xfea2f000 0 0x200>;
1544                         clocks = <&cpg CPG_MOD 602>;
1545                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1546                 };
1547
1548                 vspd2: vsp@fea30000 {
1549                         compatible = "renesas,vsp2";
1550                         reg = <0 0xfea30000 0 0x4000>;
1551                         interrupts = <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>;
1552                         clocks = <&cpg CPG_MOD 621>;
1553                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1554
1555                         renesas,fcp = <&fcpvd2>;
1556                 };
1557
1558                 fcpvd2: fcp@fea37000 {
1559                         compatible = "renesas,fcpv";
1560                         reg = <0 0xfea37000 0 0x200>;
1561                         clocks = <&cpg CPG_MOD 601>;
1562                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1563                 };
1564
1565                 vspd3: vsp@fea38000 {
1566                         compatible = "renesas,vsp2";
1567                         reg = <0 0xfea38000 0 0x4000>;
1568                         interrupts = <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>;
1569                         clocks = <&cpg CPG_MOD 620>;
1570                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1571
1572                         renesas,fcp = <&fcpvd3>;
1573                 };
1574
1575                 fcpvd3: fcp@fea3f000 {
1576                         compatible = "renesas,fcpv";
1577                         reg = <0 0xfea3f000 0 0x200>;
1578                         clocks = <&cpg CPG_MOD 600>;
1579                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1580                 };
1581
1582                 fdp1@fe940000 {
1583                         compatible = "renesas,fdp1";
1584                         reg = <0 0xfe940000 0 0x2400>;
1585                         interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>;
1586                         clocks = <&cpg CPG_MOD 119>;
1587                         power-domains = <&sysc R8A7795_PD_A3VP>;
1588                         renesas,fcp = <&fcpf0>;
1589                 };
1590
1591                 fdp1@fe944000 {
1592                         compatible = "renesas,fdp1";
1593                         reg = <0 0xfe944000 0 0x2400>;
1594                         interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>;
1595                         clocks = <&cpg CPG_MOD 118>;
1596                         power-domains = <&sysc R8A7795_PD_A3VP>;
1597                         renesas,fcp = <&fcpf1>;
1598                 };
1599
1600                 fdp1@fe948000 {
1601                         compatible = "renesas,fdp1";
1602                         reg = <0 0xfe948000 0 0x2400>;
1603                         interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>;
1604                         clocks = <&cpg CPG_MOD 117>;
1605                         power-domains = <&sysc R8A7795_PD_A3VP>;
1606                         renesas,fcp = <&fcpf2>;
1607                 };
1608
1609                 du: display@feb00000 {
1610                         compatible = "renesas,du-r8a7795";
1611                         reg = <0 0xfeb00000 0 0x80000>,
1612                               <0 0xfeb90000 0 0x14>;
1613                         reg-names = "du", "lvds.0";
1614                         interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
1615                                      <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
1616                                      <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>,
1617                                      <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>;
1618                         clocks = <&cpg CPG_MOD 724>,
1619                                  <&cpg CPG_MOD 723>,
1620                                  <&cpg CPG_MOD 722>,
1621                                  <&cpg CPG_MOD 721>,
1622                                  <&cpg CPG_MOD 727>;
1623                         clock-names = "du.0", "du.1", "du.2", "du.3", "lvds.0";
1624                         status = "disabled";
1625
1626                         vsps = <&vspd0 &vspd1 &vspd2 &vspd3>;
1627
1628                         ports {
1629                                 #address-cells = <1>;
1630                                 #size-cells = <0>;
1631
1632                                 port@0 {
1633                                         reg = <0>;
1634                                         du_out_rgb: endpoint {
1635                                         };
1636                                 };
1637                                 port@1 {
1638                                         reg = <1>;
1639                                         du_out_hdmi0: endpoint {
1640                                         };
1641                                 };
1642                                 port@2 {
1643                                         reg = <2>;
1644                                         du_out_hdmi1: endpoint {
1645                                         };
1646                                 };
1647                                 port@3 {
1648                                         reg = <3>;
1649                                         du_out_lvds0: endpoint {
1650                                         };
1651                                 };
1652                         };
1653                 };
1654
1655                 tsc: thermal@e6198000 {
1656                         compatible = "renesas,r8a7795-thermal";
1657                         reg = <0 0xe6198000 0 0x68>,
1658                               <0 0xe61a0000 0 0x5c>,
1659                               <0 0xe61a8000 0 0x5c>;
1660                         interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
1661                                      <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
1662                                      <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
1663                         clocks = <&cpg CPG_MOD 522>;
1664                         power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1665                         #thermal-sensor-cells = <1>;
1666                         status = "okay";
1667                 };
1668
1669                 thermal-zones {
1670                         sensor_thermal1: sensor-thermal1 {
1671                                 polling-delay-passive = <250>;
1672                                 polling-delay = <1000>;
1673                                 thermal-sensors = <&tsc 0>;
1674
1675                                 trips {
1676                                         sensor1_crit: sensor1-crit {
1677                                                 temperature = <120000>;
1678                                                 hysteresis = <2000>;
1679                                                 type = "critical";
1680                                         };
1681                                 };
1682                         };
1683
1684                         sensor_thermal2: sensor-thermal2 {
1685                                 polling-delay-passive = <250>;
1686                                 polling-delay = <1000>;
1687                                 thermal-sensors = <&tsc 1>;
1688
1689                                 trips {
1690                                         sensor2_crit: sensor2-crit {
1691                                                 temperature = <120000>;
1692                                                 hysteresis = <2000>;
1693                                                 type = "critical";
1694                                         };
1695                                 };
1696                         };
1697
1698                         sensor_thermal3: sensor-thermal3 {
1699                                 polling-delay-passive = <250>;
1700                                 polling-delay = <1000>;
1701                                 thermal-sensors = <&tsc 2>;
1702
1703                                 trips {
1704                                         sensor3_crit: sensor3-crit {
1705                                                 temperature = <120000>;
1706                                                 hysteresis = <2000>;
1707                                                 type = "critical";
1708                                         };
1709                                 };
1710                         };
1711                 };
1712         };
1713 };