2 * Copyright (c) 2015 Heiko Stuebner <heiko@sntech.de>
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
9 * a) This library is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
14 * This library is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
43 #include <dt-bindings/clock/rk3368-cru.h>
44 #include <dt-bindings/gpio/gpio.h>
45 #include <dt-bindings/interrupt-controller/irq.h>
46 #include <dt-bindings/interrupt-controller/arm-gic.h>
47 #include <dt-bindings/pinctrl/rockchip.h>
48 #include <dt-bindings/thermal/thermal.h>
51 compatible = "rockchip,rk3368";
52 interrupt-parent = <&gic>;
75 #address-cells = <0x2>;
111 entry-method = "psci";
113 cpu_sleep: cpu-sleep-0 {
114 compatible = "arm,idle-state";
115 arm,psci-suspend-param = <0x1010000>;
116 entry-latency-us = <0x3fffffff>;
117 exit-latency-us = <0x40000000>;
118 min-residency-us = <0xffffffff>;
124 compatible = "arm,cortex-a53", "arm,armv8";
126 cpu-idle-states = <&cpu_sleep>;
127 enable-method = "psci";
129 #cooling-cells = <2>; /* min followed by max */
134 compatible = "arm,cortex-a53", "arm,armv8";
136 cpu-idle-states = <&cpu_sleep>;
137 enable-method = "psci";
142 compatible = "arm,cortex-a53", "arm,armv8";
144 cpu-idle-states = <&cpu_sleep>;
145 enable-method = "psci";
150 compatible = "arm,cortex-a53", "arm,armv8";
152 cpu-idle-states = <&cpu_sleep>;
153 enable-method = "psci";
158 compatible = "arm,cortex-a53", "arm,armv8";
160 cpu-idle-states = <&cpu_sleep>;
161 enable-method = "psci";
163 #cooling-cells = <2>; /* min followed by max */
168 compatible = "arm,cortex-a53", "arm,armv8";
170 cpu-idle-states = <&cpu_sleep>;
171 enable-method = "psci";
176 compatible = "arm,cortex-a53", "arm,armv8";
178 cpu-idle-states = <&cpu_sleep>;
179 enable-method = "psci";
184 compatible = "arm,cortex-a53", "arm,armv8";
186 cpu-idle-states = <&cpu_sleep>;
187 enable-method = "psci";
192 compatible = "arm,armv8-pmuv3";
193 interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
194 <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
195 <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
196 <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
197 <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
198 <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
199 <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
200 <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
201 interrupt-affinity = <&cpu_l0>, <&cpu_l1>, <&cpu_l2>,
202 <&cpu_l3>, <&cpu_b0>, <&cpu_b1>,
203 <&cpu_b2>, <&cpu_b3>;
207 compatible = "arm,psci-0.2";
212 compatible = "arm,armv8-timer";
213 interrupts = <GIC_PPI 13
214 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>,
216 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>,
218 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>,
220 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>;
224 compatible = "fixed-clock";
225 clock-frequency = <24000000>;
226 clock-output-names = "xin24m";
230 sdmmc: dwmmc@ff0c0000 {
231 compatible = "rockchip,rk3368-dw-mshc", "rockchip,rk3288-dw-mshc";
232 reg = <0x0 0xff0c0000 0x0 0x4000>;
233 clock-freq-min-max = <400000 150000000>;
234 clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
235 <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>;
236 clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
237 fifo-depth = <0x100>;
238 interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
242 sdio0: dwmmc@ff0d0000 {
243 compatible = "rockchip,rk3368-dw-mshc", "rockchip,rk3288-dw-mshc";
244 reg = <0x0 0xff0d0000 0x0 0x4000>;
245 clock-freq-min-max = <400000 150000000>;
246 clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>,
247 <&cru SCLK_SDIO0_DRV>, <&cru SCLK_SDIO0_SAMPLE>;
248 clock-names = "biu", "ciu", "ciu_drv", "ciu_sample";
249 fifo-depth = <0x100>;
250 interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
254 emmc: dwmmc@ff0f0000 {
255 compatible = "rockchip,rk3368-dw-mshc", "rockchip,rk3288-dw-mshc";
256 reg = <0x0 0xff0f0000 0x0 0x4000>;
257 clock-freq-min-max = <400000 150000000>;
258 clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
259 <&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>;
260 clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
261 fifo-depth = <0x100>;
262 interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
266 saradc: saradc@ff100000 {
267 compatible = "rockchip,saradc";
268 reg = <0x0 0xff100000 0x0 0x100>;
269 interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
270 #io-channel-cells = <1>;
271 clocks = <&cru SCLK_SARADC>, <&cru PCLK_SARADC>;
272 clock-names = "saradc", "apb_pclk";
277 compatible = "rockchip,rk3368-spi", "rockchip,rk3066-spi";
278 reg = <0x0 0xff110000 0x0 0x1000>;
279 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
280 clock-names = "spiclk", "apb_pclk";
281 interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
282 pinctrl-names = "default";
283 pinctrl-0 = <&spi0_clk &spi0_tx &spi0_rx &spi0_cs0>;
284 #address-cells = <1>;
290 compatible = "rockchip,rk3368-spi", "rockchip,rk3066-spi";
291 reg = <0x0 0xff120000 0x0 0x1000>;
292 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
293 clock-names = "spiclk", "apb_pclk";
294 interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
295 pinctrl-names = "default";
296 pinctrl-0 = <&spi1_clk &spi1_tx &spi1_rx &spi1_cs0>;
297 #address-cells = <1>;
303 compatible = "rockchip,rk3368-spi", "rockchip,rk3066-spi";
304 reg = <0x0 0xff130000 0x0 0x1000>;
305 clocks = <&cru SCLK_SPI2>, <&cru PCLK_SPI2>;
306 clock-names = "spiclk", "apb_pclk";
307 interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
308 pinctrl-names = "default";
309 pinctrl-0 = <&spi2_clk &spi2_tx &spi2_rx &spi2_cs0>;
310 #address-cells = <1>;
316 compatible = "rockchip,rk3368-i2c", "rockchip,rk3288-i2c";
317 reg = <0x0 0xff140000 0x0 0x1000>;
318 interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
319 #address-cells = <1>;
322 clocks = <&cru PCLK_I2C1>;
323 pinctrl-names = "default";
324 pinctrl-0 = <&i2c1_xfer>;
329 compatible = "rockchip,rk3368-i2c", "rockchip,rk3288-i2c";
330 reg = <0x0 0xff150000 0x0 0x1000>;
331 interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
332 #address-cells = <1>;
335 clocks = <&cru PCLK_I2C3>;
336 pinctrl-names = "default";
337 pinctrl-0 = <&i2c3_xfer>;
342 compatible = "rockchip,rk3368-i2c", "rockchip,rk3288-i2c";
343 reg = <0x0 0xff160000 0x0 0x1000>;
344 interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
345 #address-cells = <1>;
348 clocks = <&cru PCLK_I2C4>;
349 pinctrl-names = "default";
350 pinctrl-0 = <&i2c4_xfer>;
355 compatible = "rockchip,rk3368-i2c", "rockchip,rk3288-i2c";
356 reg = <0x0 0xff170000 0x0 0x1000>;
357 interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
358 #address-cells = <1>;
361 clocks = <&cru PCLK_I2C5>;
362 pinctrl-names = "default";
363 pinctrl-0 = <&i2c5_xfer>;
367 uart0: serial@ff180000 {
368 compatible = "rockchip,rk3368-uart", "snps,dw-apb-uart";
369 reg = <0x0 0xff180000 0x0 0x100>;
370 clock-frequency = <24000000>;
371 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
372 clock-names = "baudclk", "apb_pclk";
373 interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
379 uart1: serial@ff190000 {
380 compatible = "rockchip,rk3368-uart", "snps,dw-apb-uart";
381 reg = <0x0 0xff190000 0x0 0x100>;
382 clock-frequency = <24000000>;
383 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
384 clock-names = "baudclk", "apb_pclk";
385 interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
391 uart3: serial@ff1b0000 {
392 compatible = "rockchip,rk3368-uart", "snps,dw-apb-uart";
393 reg = <0x0 0xff1b0000 0x0 0x100>;
394 clock-frequency = <24000000>;
395 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
396 clock-names = "baudclk", "apb_pclk";
397 interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
403 uart4: serial@ff1c0000 {
404 compatible = "rockchip,rk3368-uart", "snps,dw-apb-uart";
405 reg = <0x0 0xff1c0000 0x0 0x100>;
406 clock-frequency = <24000000>;
407 clocks = <&cru SCLK_UART4>, <&cru PCLK_UART4>;
408 clock-names = "baudclk", "apb_pclk";
409 interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
416 #include "rk3368-thermal.dtsi"
419 tsadc: tsadc@ff280000 {
420 compatible = "rockchip,rk3368-tsadc";
421 reg = <0x0 0xff280000 0x0 0x100>;
422 interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
423 clocks = <&cru SCLK_TSADC>, <&cru PCLK_TSADC>;
424 clock-names = "tsadc", "apb_pclk";
425 resets = <&cru SRST_TSADC>;
426 reset-names = "tsadc-apb";
427 pinctrl-names = "init", "default", "sleep";
428 pinctrl-0 = <&otp_gpio>;
429 pinctrl-1 = <&otp_out>;
430 pinctrl-2 = <&otp_gpio>;
431 #thermal-sensor-cells = <1>;
432 rockchip,hw-tshut-temp = <95000>;
436 gmac: ethernet@ff290000 {
437 compatible = "rockchip,rk3368-gmac";
438 reg = <0x0 0xff290000 0x0 0x10000>;
439 interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
440 interrupt-names = "macirq";
441 rockchip,grf = <&grf>;
442 clocks = <&cru SCLK_MAC>,
443 <&cru SCLK_MAC_RX>, <&cru SCLK_MAC_TX>,
444 <&cru SCLK_MACREF>, <&cru SCLK_MACREF_OUT>,
445 <&cru ACLK_GMAC>, <&cru PCLK_GMAC>;
446 clock-names = "stmmaceth",
447 "mac_clk_rx", "mac_clk_tx",
448 "clk_mac_ref", "clk_mac_refout",
449 "aclk_mac", "pclk_mac";
453 usb_host0_ehci: usb@ff500000 {
454 compatible = "generic-ehci";
455 reg = <0x0 0xff500000 0x0 0x100>;
456 interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
457 clocks = <&cru HCLK_HOST0>;
458 clock-names = "usbhost";
462 usb_otg: usb@ff580000 {
463 compatible = "rockchip,rk3368-usb", "rockchip,rk3066-usb",
465 reg = <0x0 0xff580000 0x0 0x40000>;
466 interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
467 clocks = <&cru HCLK_OTG0>;
470 g-np-tx-fifo-size = <16>;
471 g-rx-fifo-size = <275>;
472 g-tx-fifo-size = <256 128 128 64 64 32>;
478 compatible = "rockchip,rk3368-i2c", "rockchip,rk3288-i2c";
479 reg = <0x0 0xff650000 0x0 0x1000>;
480 clocks = <&cru PCLK_I2C0>;
482 interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
483 pinctrl-names = "default";
484 pinctrl-0 = <&i2c0_xfer>;
485 #address-cells = <1>;
491 compatible = "rockchip,rk3368-i2c", "rockchip,rk3288-i2c";
492 reg = <0x0 0xff660000 0x0 0x1000>;
493 interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
494 #address-cells = <1>;
497 clocks = <&cru PCLK_I2C2>;
498 pinctrl-names = "default";
499 pinctrl-0 = <&i2c2_xfer>;
504 compatible = "rockchip,rk3368-pwm", "rockchip,rk3288-pwm";
505 reg = <0x0 0xff680000 0x0 0x10>;
507 pinctrl-names = "default";
508 pinctrl-0 = <&pwm0_pin>;
509 clocks = <&cru PCLK_PWM1>;
515 compatible = "rockchip,rk3368-pwm", "rockchip,rk3288-pwm";
516 reg = <0x0 0xff680010 0x0 0x10>;
518 pinctrl-names = "default";
519 pinctrl-0 = <&pwm1_pin>;
520 clocks = <&cru PCLK_PWM1>;
526 compatible = "rockchip,rk3368-pwm", "rockchip,rk3288-pwm";
527 reg = <0x0 0xff680020 0x0 0x10>;
529 clocks = <&cru PCLK_PWM1>;
535 compatible = "rockchip,rk3368-pwm", "rockchip,rk3288-pwm";
536 reg = <0x0 0xff680030 0x0 0x10>;
538 pinctrl-names = "default";
539 pinctrl-0 = <&pwm3_pin>;
540 clocks = <&cru PCLK_PWM1>;
545 uart2: serial@ff690000 {
546 compatible = "rockchip,rk3368-uart", "snps,dw-apb-uart";
547 reg = <0x0 0xff690000 0x0 0x100>;
548 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
549 clock-names = "baudclk", "apb_pclk";
550 interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
551 pinctrl-names = "default";
552 pinctrl-0 = <&uart2_xfer>;
558 pmugrf: syscon@ff738000 {
559 compatible = "rockchip,rk3368-pmugrf", "syscon";
560 reg = <0x0 0xff738000 0x0 0x1000>;
563 cru: clock-controller@ff760000 {
564 compatible = "rockchip,rk3368-cru";
565 reg = <0x0 0xff760000 0x0 0x1000>;
566 rockchip,grf = <&grf>;
571 grf: syscon@ff770000 {
572 compatible = "rockchip,rk3368-grf", "syscon";
573 reg = <0x0 0xff770000 0x0 0x1000>;
576 wdt: watchdog@ff800000 {
577 compatible = "rockchip,rk3368-wdt", "snps,dw-wdt";
578 reg = <0x0 0xff800000 0x0 0x100>;
579 clocks = <&cru PCLK_WDT>;
580 interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
585 compatible = "rockchip,rk3368-timer", "rockchip,rk3288-timer";
586 reg = <0x0 0xff810000 0x0 0x20>;
587 interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
590 gic: interrupt-controller@ffb71000 {
591 compatible = "arm,gic-400";
592 interrupt-controller;
593 #interrupt-cells = <3>;
594 #address-cells = <0>;
596 reg = <0x0 0xffb71000 0x0 0x1000>,
597 <0x0 0xffb72000 0x0 0x1000>,
598 <0x0 0xffb74000 0x0 0x2000>,
599 <0x0 0xffb76000 0x0 0x2000>;
600 interrupts = <GIC_PPI 9
601 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>;
605 compatible = "rockchip,rk3368-pinctrl";
606 rockchip,grf = <&grf>;
607 rockchip,pmu = <&pmugrf>;
608 #address-cells = <0x2>;
612 gpio0: gpio0@ff750000 {
613 compatible = "rockchip,gpio-bank";
614 reg = <0x0 0xff750000 0x0 0x100>;
615 clocks = <&cru PCLK_GPIO0>;
616 interrupts = <GIC_SPI 0x51 IRQ_TYPE_LEVEL_HIGH>;
621 interrupt-controller;
622 #interrupt-cells = <0x2>;
625 gpio1: gpio1@ff780000 {
626 compatible = "rockchip,gpio-bank";
627 reg = <0x0 0xff780000 0x0 0x100>;
628 clocks = <&cru PCLK_GPIO1>;
629 interrupts = <GIC_SPI 0x52 IRQ_TYPE_LEVEL_HIGH>;
634 interrupt-controller;
635 #interrupt-cells = <0x2>;
638 gpio2: gpio2@ff790000 {
639 compatible = "rockchip,gpio-bank";
640 reg = <0x0 0xff790000 0x0 0x100>;
641 clocks = <&cru PCLK_GPIO2>;
642 interrupts = <GIC_SPI 0x53 IRQ_TYPE_LEVEL_HIGH>;
647 interrupt-controller;
648 #interrupt-cells = <0x2>;
651 gpio3: gpio3@ff7a0000 {
652 compatible = "rockchip,gpio-bank";
653 reg = <0x0 0xff7a0000 0x0 0x100>;
654 clocks = <&cru PCLK_GPIO3>;
655 interrupts = <GIC_SPI 0x54 IRQ_TYPE_LEVEL_HIGH>;
660 interrupt-controller;
661 #interrupt-cells = <0x2>;
664 pcfg_pull_up: pcfg-pull-up {
668 pcfg_pull_down: pcfg-pull-down {
672 pcfg_pull_none: pcfg-pull-none {
676 pcfg_pull_none_12ma: pcfg-pull-none-12ma {
678 drive-strength = <12>;
683 rockchip,pins = <2 4 RK_FUNC_2 &pcfg_pull_none>;
687 rockchip,pins = <1 26 RK_FUNC_2 &pcfg_pull_up>;
691 rockchip,pins = <1 27 RK_FUNC_2 &pcfg_pull_up>;
694 emmc_bus1: emmc-bus1 {
695 rockchip,pins = <1 18 RK_FUNC_2 &pcfg_pull_up>;
698 emmc_bus4: emmc-bus4 {
699 rockchip,pins = <1 18 RK_FUNC_2 &pcfg_pull_up>,
700 <1 19 RK_FUNC_2 &pcfg_pull_up>,
701 <1 20 RK_FUNC_2 &pcfg_pull_up>,
702 <1 21 RK_FUNC_2 &pcfg_pull_up>;
705 emmc_bus8: emmc-bus8 {
706 rockchip,pins = <1 18 RK_FUNC_2 &pcfg_pull_up>,
707 <1 19 RK_FUNC_2 &pcfg_pull_up>,
708 <1 20 RK_FUNC_2 &pcfg_pull_up>,
709 <1 21 RK_FUNC_2 &pcfg_pull_up>,
710 <1 22 RK_FUNC_2 &pcfg_pull_up>,
711 <1 23 RK_FUNC_2 &pcfg_pull_up>,
712 <1 24 RK_FUNC_2 &pcfg_pull_up>,
713 <1 25 RK_FUNC_2 &pcfg_pull_up>;
718 rgmii_pins: rgmii-pins {
719 rockchip,pins = <3 22 RK_FUNC_1 &pcfg_pull_none>,
720 <3 24 RK_FUNC_1 &pcfg_pull_none>,
721 <3 19 RK_FUNC_1 &pcfg_pull_none>,
722 <3 8 RK_FUNC_1 &pcfg_pull_none_12ma>,
723 <3 9 RK_FUNC_1 &pcfg_pull_none_12ma>,
724 <3 10 RK_FUNC_1 &pcfg_pull_none_12ma>,
725 <3 14 RK_FUNC_1 &pcfg_pull_none_12ma>,
726 <3 28 RK_FUNC_1 &pcfg_pull_none_12ma>,
727 <3 13 RK_FUNC_1 &pcfg_pull_none_12ma>,
728 <3 15 RK_FUNC_1 &pcfg_pull_none>,
729 <3 16 RK_FUNC_1 &pcfg_pull_none>,
730 <3 17 RK_FUNC_1 &pcfg_pull_none>,
731 <3 18 RK_FUNC_1 &pcfg_pull_none>,
732 <3 25 RK_FUNC_1 &pcfg_pull_none>,
733 <3 20 RK_FUNC_1 &pcfg_pull_none>;
736 rmii_pins: rmii-pins {
737 rockchip,pins = <3 22 RK_FUNC_1 &pcfg_pull_none>,
738 <3 24 RK_FUNC_1 &pcfg_pull_none>,
739 <3 19 RK_FUNC_1 &pcfg_pull_none>,
740 <3 8 RK_FUNC_1 &pcfg_pull_none_12ma>,
741 <3 9 RK_FUNC_1 &pcfg_pull_none_12ma>,
742 <3 13 RK_FUNC_1 &pcfg_pull_none_12ma>,
743 <3 15 RK_FUNC_1 &pcfg_pull_none>,
744 <3 16 RK_FUNC_1 &pcfg_pull_none>,
745 <3 20 RK_FUNC_1 &pcfg_pull_none>,
746 <3 21 RK_FUNC_1 &pcfg_pull_none>;
751 i2c0_xfer: i2c0-xfer {
752 rockchip,pins = <0 6 RK_FUNC_1 &pcfg_pull_none>,
753 <0 7 RK_FUNC_1 &pcfg_pull_none>;
758 i2c1_xfer: i2c1-xfer {
759 rockchip,pins = <2 21 RK_FUNC_1 &pcfg_pull_none>,
760 <2 22 RK_FUNC_1 &pcfg_pull_none>;
765 i2c2_xfer: i2c2-xfer {
766 rockchip,pins = <0 9 RK_FUNC_2 &pcfg_pull_none>,
767 <3 31 RK_FUNC_2 &pcfg_pull_none>;
772 i2c3_xfer: i2c3-xfer {
773 rockchip,pins = <1 16 RK_FUNC_1 &pcfg_pull_none>,
774 <1 17 RK_FUNC_1 &pcfg_pull_none>;
779 i2c4_xfer: i2c4-xfer {
780 rockchip,pins = <3 24 RK_FUNC_2 &pcfg_pull_none>,
781 <3 25 RK_FUNC_2 &pcfg_pull_none>;
786 i2c5_xfer: i2c5-xfer {
787 rockchip,pins = <3 26 RK_FUNC_2 &pcfg_pull_none>,
788 <3 27 RK_FUNC_2 &pcfg_pull_none>;
794 rockchip,pins = <3 8 RK_FUNC_2 &pcfg_pull_none>;
800 rockchip,pins = <0 8 RK_FUNC_2 &pcfg_pull_none>;
806 rockchip,pins = <3 29 RK_FUNC_3 &pcfg_pull_none>;
811 sdio0_bus1: sdio0-bus1 {
812 rockchip,pins = <2 28 RK_FUNC_1 &pcfg_pull_up>;
815 sdio0_bus4: sdio0-bus4 {
816 rockchip,pins = <2 28 RK_FUNC_1 &pcfg_pull_up>,
817 <2 29 RK_FUNC_1 &pcfg_pull_up>,
818 <2 30 RK_FUNC_1 &pcfg_pull_up>,
819 <2 31 RK_FUNC_1 &pcfg_pull_up>;
822 sdio0_cmd: sdio0-cmd {
823 rockchip,pins = <3 0 RK_FUNC_1 &pcfg_pull_up>;
826 sdio0_clk: sdio0-clk {
827 rockchip,pins = <3 1 RK_FUNC_1 &pcfg_pull_none>;
831 rockchip,pins = <3 2 RK_FUNC_1 &pcfg_pull_up>;
835 rockchip,pins = <3 3 RK_FUNC_1 &pcfg_pull_up>;
838 sdio0_pwr: sdio0-pwr {
839 rockchip,pins = <3 4 RK_FUNC_1 &pcfg_pull_up>;
842 sdio0_bkpwr: sdio0-bkpwr {
843 rockchip,pins = <3 5 RK_FUNC_1 &pcfg_pull_up>;
846 sdio0_int: sdio0-int {
847 rockchip,pins = <3 6 RK_FUNC_1 &pcfg_pull_up>;
852 sdmmc_clk: sdmmc-clk {
853 rockchip,pins = <2 9 RK_FUNC_1 &pcfg_pull_none>;
856 sdmmc_cmd: sdmmc-cmd {
857 rockchip,pins = <2 10 RK_FUNC_1 &pcfg_pull_up>;
861 rockchip,pins = <2 11 RK_FUNC_1 &pcfg_pull_up>;
864 sdmmc_bus1: sdmmc-bus1 {
865 rockchip,pins = <2 5 RK_FUNC_1 &pcfg_pull_up>;
868 sdmmc_bus4: sdmmc-bus4 {
869 rockchip,pins = <2 5 RK_FUNC_1 &pcfg_pull_up>,
870 <2 6 RK_FUNC_1 &pcfg_pull_up>,
871 <2 7 RK_FUNC_1 &pcfg_pull_up>,
872 <2 8 RK_FUNC_1 &pcfg_pull_up>;
878 rockchip,pins = <1 29 RK_FUNC_2 &pcfg_pull_up>;
881 rockchip,pins = <1 24 RK_FUNC_3 &pcfg_pull_up>;
884 rockchip,pins = <1 25 RK_FUNC_3 &pcfg_pull_up>;
887 rockchip,pins = <1 23 RK_FUNC_3 &pcfg_pull_up>;
890 rockchip,pins = <1 22 RK_FUNC_3 &pcfg_pull_up>;
896 rockchip,pins = <1 14 RK_FUNC_2 &pcfg_pull_up>;
899 rockchip,pins = <1 15 RK_FUNC_2 &pcfg_pull_up>;
902 rockchip,pins = <3 28 RK_FUNC_2 &pcfg_pull_up>;
905 rockchip,pins = <1 16 RK_FUNC_2 &pcfg_pull_up>;
908 rockchip,pins = <1 17 RK_FUNC_2 &pcfg_pull_up>;
914 rockchip,pins = <0 12 RK_FUNC_2 &pcfg_pull_up>;
917 rockchip,pins = <0 13 RK_FUNC_2 &pcfg_pull_up>;
920 rockchip,pins = <0 10 RK_FUNC_2 &pcfg_pull_up>;
923 rockchip,pins = <0 11 RK_FUNC_2 &pcfg_pull_up>;
929 rockchip,pins = <0 10 RK_FUNC_GPIO &pcfg_pull_none>;
933 rockchip,pins = <0 10 RK_FUNC_1 &pcfg_pull_none>;
938 uart0_xfer: uart0-xfer {
939 rockchip,pins = <2 24 RK_FUNC_1 &pcfg_pull_up>,
940 <2 25 RK_FUNC_1 &pcfg_pull_none>;
943 uart0_cts: uart0-cts {
944 rockchip,pins = <2 26 RK_FUNC_1 &pcfg_pull_none>;
947 uart0_rts: uart0-rts {
948 rockchip,pins = <2 27 RK_FUNC_1 &pcfg_pull_none>;
953 uart1_xfer: uart1-xfer {
954 rockchip,pins = <0 20 RK_FUNC_3 &pcfg_pull_up>,
955 <0 21 RK_FUNC_3 &pcfg_pull_none>;
958 uart1_cts: uart1-cts {
959 rockchip,pins = <0 22 RK_FUNC_3 &pcfg_pull_none>;
962 uart1_rts: uart1-rts {
963 rockchip,pins = <0 23 RK_FUNC_3 &pcfg_pull_none>;
968 uart2_xfer: uart2-xfer {
969 rockchip,pins = <2 6 RK_FUNC_2 &pcfg_pull_up>,
970 <2 5 RK_FUNC_2 &pcfg_pull_none>;
972 /* no rts / cts for uart2 */
976 uart3_xfer: uart3-xfer {
977 rockchip,pins = <3 29 RK_FUNC_2 &pcfg_pull_up>,
978 <3 30 RK_FUNC_3 &pcfg_pull_none>;
981 uart3_cts: uart3-cts {
982 rockchip,pins = <3 16 RK_FUNC_2 &pcfg_pull_none>;
985 uart3_rts: uart3-rts {
986 rockchip,pins = <3 17 RK_FUNC_2 &pcfg_pull_none>;
991 uart4_xfer: uart4-xfer {
992 rockchip,pins = <0 27 RK_FUNC_3 &pcfg_pull_up>,
993 <0 26 RK_FUNC_3 &pcfg_pull_none>;
996 uart4_cts: uart4-cts {
997 rockchip,pins = <0 24 RK_FUNC_3 &pcfg_pull_none>;
1000 uart4_rts: uart4-rts {
1001 rockchip,pins = <0 25 RK_FUNC_3 &pcfg_pull_none>;