2 * Routines to indentify additional cpu features that are scattered in
8 #include <asm/processor.h>
27 void __cpuinit init_scattered_cpuid_features(struct cpuinfo_x86 *c)
31 const struct cpuid_bit *cb;
33 static const struct cpuid_bit __cpuinitconst cpuid_bits[] = {
34 { X86_FEATURE_DTHERM, CR_EAX, 0, 0x00000006, 0 },
35 { X86_FEATURE_IDA, CR_EAX, 1, 0x00000006, 0 },
36 { X86_FEATURE_ARAT, CR_EAX, 2, 0x00000006, 0 },
37 { X86_FEATURE_PLN, CR_EAX, 4, 0x00000006, 0 },
38 { X86_FEATURE_PTS, CR_EAX, 6, 0x00000006, 0 },
39 { X86_FEATURE_APERFMPERF, CR_ECX, 0, 0x00000006, 0 },
40 { X86_FEATURE_EPB, CR_ECX, 3, 0x00000006, 0 },
41 { X86_FEATURE_XSAVEOPT, CR_EAX, 0, 0x0000000d, 1 },
42 { X86_FEATURE_HW_PSTATE, CR_EDX, 7, 0x80000007, 0 },
43 { X86_FEATURE_CPB, CR_EDX, 9, 0x80000007, 0 },
44 { X86_FEATURE_PROC_FEEDBACK, CR_EDX,11, 0x80000007, 0 },
45 { X86_FEATURE_NPT, CR_EDX, 0, 0x8000000a, 0 },
46 { X86_FEATURE_LBRV, CR_EDX, 1, 0x8000000a, 0 },
47 { X86_FEATURE_SVML, CR_EDX, 2, 0x8000000a, 0 },
48 { X86_FEATURE_NRIPS, CR_EDX, 3, 0x8000000a, 0 },
49 { X86_FEATURE_TSCRATEMSR, CR_EDX, 4, 0x8000000a, 0 },
50 { X86_FEATURE_VMCBCLEAN, CR_EDX, 5, 0x8000000a, 0 },
51 { X86_FEATURE_FLUSHBYASID, CR_EDX, 6, 0x8000000a, 0 },
52 { X86_FEATURE_DECODEASSISTS, CR_EDX, 7, 0x8000000a, 0 },
53 { X86_FEATURE_PAUSEFILTER, CR_EDX,10, 0x8000000a, 0 },
54 { X86_FEATURE_PFTHRESHOLD, CR_EDX,12, 0x8000000a, 0 },
58 for (cb = cpuid_bits; cb->feature; cb++) {
60 /* Verify that the level is valid */
61 max_level = cpuid_eax(cb->level & 0xffff0000);
62 if (max_level < cb->level ||
63 max_level > (cb->level | 0xffff))
66 cpuid_count(cb->level, cb->sub_leaf, ®s[CR_EAX],
67 ®s[CR_EBX], ®s[CR_ECX], ®s[CR_EDX]);
69 if (regs[cb->reg] & (1 << cb->bit))
70 set_cpu_cap(c, cb->feature);