2 #include <linux/linkage.h>
3 #include <asm/segment.h>
4 #include <asm/pgtable.h>
8 # Copyright 2003 Pavel Machek <pavel@suse.cz>, distribute under GPLv2
10 # wakeup_code runs in real mode, and at unknown address (determined at run-time).
11 # Therefore it must only use relative jumps/calls.
13 # Do we need to deal with A20? It is okay: ACPI specs says A20 must be enabled
15 # If physical address of wakeup_code is 0x12345, BIOS should call us with
16 # cs = 0x1234, eip = 0x05
42 # Running in *copy* of this code, somewhere in low 1MB.
44 movb $0xa1, %al ; outb %al, $0x80
49 movw %ax, %ds # Make ds:0 point to wakeup_start
52 # Data segment must be set up before we can see whether to beep.
53 testl $4, realmode_flags - wakeup_code
58 # Private stack is needed for ASUS board
59 mov $(wakeup_stack - wakeup_code), %sp
61 pushl $0 # Kill any dangerous flags
64 movl real_magic - wakeup_code, %eax
65 cmpl $0x12345678, %eax
68 call verify_cpu # Verify the cpu supports long
73 testl $1, realmode_flags - wakeup_code
77 movw %ax, %ds # Bios might have played with that
81 testl $2, realmode_flags - wakeup_code
83 mov video_mode - wakeup_code, %ax
89 movw $0x0e00 + 'L', %fs:(0x10)
91 movb $0xa2, %al ; outb %al, $0x80
93 mov %ds, %ax # Find 32bit wakeup_code addr
94 movzx %ax, %esi # (Convert %ds:gdt to a liner ptr)
97 addl %esi, wakeup_32_vector - wakeup_code
98 addl %esi, wakeup_long64_vector - wakeup_code
99 addl %esi, gdt_48a + 2 - wakeup_code # Fixup the gdt pointer
101 lidtl %ds:idt_48a - wakeup_code
102 lgdtl %ds:gdt_48a - wakeup_code # load gdt with whatever is
105 movl $1, %eax # protected mode (PE) bit
106 lmsw %ax # This is it!
110 ljmpl *(wakeup_32_vector - wakeup_code)
114 .long wakeup_32 - wakeup_code
115 .word __KERNEL32_CS, 0
119 # Running in this code, but at low address; paging is not yet turned on.
120 movb $0xa5, %al ; outb %al, $0x80
122 movl $__KERNEL_DS, %eax
125 movw $0x0e00 + 'i', %ds:(0xb8012)
126 movb $0xa8, %al ; outb %al, $0x80;
129 * Prepare for entering 64bits mode
137 /* Setup early boot stage 4 level pagetables */
138 leal (wakeup_level4_pgt - wakeup_code)(%esi), %eax
141 /* Check if nx is implemented */
142 movl $0x80000001, %eax
146 /* Enable Long Mode */
148 btsl $_EFER_LME, %eax
150 /* No Execute supported? */
155 /* Make changes effective */
156 1: movl $MSR_EFER, %ecx
161 btsl $31, %eax /* Enable paging and in turn activate Long Mode */
162 btsl $0, %eax /* Enable protected mode */
164 /* Make changes effective */
170 CR3 must point to PML4
171 Next instruction must be a branch
172 This must be on identity-mapped page
175 * At this point we're in long mode but in 32bit compatibility mode
176 * with EFER.LME = 1, CS.L = 0, CS.D = 1 (and in turn
177 * EFER.LMA = 1). Now we want to jump in 64bit mode, to do that we load
178 * the new gdt/idt that has __KERNEL_CS with CS.L = 1.
181 /* Finally jump in 64bit mode */
182 ljmp *(wakeup_long64_vector - wakeup_code)(%esi)
185 wakeup_long64_vector:
186 .long wakeup_long64 - wakeup_code
191 /* Hooray, we are in Long 64-bit mode (but still running in
196 * We must switch to a new descriptor in kernel space for the GDT
197 * because soon the kernel won't have access anymore to the userspace
198 * addresses where we're currently running on. We have to do that here
199 * because in 32bit we couldn't load a 64bit linear address.
203 movw $0x0e00 + 'n', %ds:(0xb8014)
204 movb $0xa9, %al ; outb %al, $0x80
206 movq saved_magic, %rax
207 movq $0x123456789abcdef0, %rdx
211 movw $0x0e00 + 'u', %ds:(0xb8016)
215 movw $__KERNEL_DS, %ax
223 movw $0x0e00 + 'x', %ds:(0xb8018)
229 movw $0x0e00 + '!', %ds:(0xb801a)
237 /* Its good to keep gdt in sync with one in trampoline.S */
238 .word 0, 0, 0, 0 # dummy
239 /* ??? Why I need the accessed bit set in order for this to work? */
240 .quad 0x00cf9b000000ffff # __KERNEL32_CS
241 .quad 0x00af9b000000ffff # __KERNEL_CS
242 .quad 0x00cf93000000ffff # __KERNEL_DS
245 .word 0 # idt limit = 0
246 .word 0, 0 # idt base = 0L
249 .word 0x800 # gdt limit=2048,
251 .long gdta - wakeup_code # gdt base (relocated in later)
255 realmode_flags: .quad 0
259 movb $0xba,%al ; outb %al,$0x80
264 movb $0xb3,%al ; outb %al,$0x80
269 movb $0xbc,%al ; outb %al,$0x80
272 #include "../verify_cpu.S"
274 /* This code uses an extended set of video mode numbers. These include:
275 * Aliases for standard modes
279 * Video modes numbered by menu position -- NOT RECOMMENDED because of lack
280 * of compatibility when extending the table. These are between 0x00 and 0xff.
282 #define VIDEO_FIRST_MENU 0x0000
284 /* Standard BIOS video modes (BIOS number + 0x0100) */
285 #define VIDEO_FIRST_BIOS 0x0100
287 /* VESA BIOS video modes (VESA number + 0x0200) */
288 #define VIDEO_FIRST_VESA 0x0200
290 /* Video7 special modes (BIOS number + 0x0900) */
291 #define VIDEO_FIRST_V7 0x0900
293 # Setting of user mode (AX=mode ID) => CF=success
295 # For now, we only handle VESA modes (0x0200..0x03ff). To handle other
296 # modes, we should probably compile in the video code from the boot
301 subb $VIDEO_FIRST_VESA>>8, %bh
310 orw $0x4000, %bx # Use linear frame buffer
311 movw $0x4f02, %ax # VESA BIOS mode set call
313 cmpw $0x004f, %ax # AL=4f if implemented
314 jnz setbad # AH=0 if OK
319 wakeup_stack_begin: # Stack grows down
322 wakeup_stack: # Just below end of page
325 ENTRY(wakeup_level4_pgt)
326 .quad level3_ident_pgt - __START_KERNEL_map + _KERNPG_TABLE
328 /* (2^48-(2*1024*1024*1024))/(2^39) = 511 */
329 .quad level3_kernel_pgt - __START_KERNEL_map + _KERNPG_TABLE
334 # acpi_copy_wakeup_routine
336 # Copy the above routine to low memory.
339 # %rdi: place to copy wakeup routine to
341 # Returned address is location of code in low memory (past data and stack)
344 ENTRY(acpi_copy_wakeup_routine)
348 movl saved_video_mode, %edx
349 movl %edx, video_mode - wakeup_start (,%rdi)
350 movl acpi_realmode_flags, %edx
351 movl %edx, realmode_flags - wakeup_start (,%rdi)
352 movq $0x12345678, real_magic - wakeup_start (,%rdi)
353 movq $0x123456789abcdef0, %rdx
354 movq %rdx, saved_magic
356 movq saved_magic, %rax
357 movq $0x123456789abcdef0, %rdx
361 # restore the regs we used
364 ENTRY(do_suspend_lowlevel_s4bios)
369 .globl do_suspend_lowlevel
370 .type do_suspend_lowlevel,@function
375 call save_processor_state
377 movq %rsp, saved_context_esp(%rip)
378 movq %rax, saved_context_eax(%rip)
379 movq %rbx, saved_context_ebx(%rip)
380 movq %rcx, saved_context_ecx(%rip)
381 movq %rdx, saved_context_edx(%rip)
382 movq %rbp, saved_context_ebp(%rip)
383 movq %rsi, saved_context_esi(%rip)
384 movq %rdi, saved_context_edi(%rip)
385 movq %r8, saved_context_r08(%rip)
386 movq %r9, saved_context_r09(%rip)
387 movq %r10, saved_context_r10(%rip)
388 movq %r11, saved_context_r11(%rip)
389 movq %r12, saved_context_r12(%rip)
390 movq %r13, saved_context_r13(%rip)
391 movq %r14, saved_context_r14(%rip)
392 movq %r15, saved_context_r15(%rip)
393 pushfq ; popq saved_context_eflags(%rip)
395 movq $.L97, saved_rip(%rip)
406 jmp acpi_enter_sleep_state
413 movq saved_context+58(%rip), %rax
415 movq saved_context+50(%rip), %rax
417 movq saved_context+42(%rip), %rax
419 movq saved_context+34(%rip), %rax
421 pushq saved_context_eflags(%rip) ; popfq
422 movq saved_context_esp(%rip), %rsp
423 movq saved_context_ebp(%rip), %rbp
424 movq saved_context_eax(%rip), %rax
425 movq saved_context_ebx(%rip), %rbx
426 movq saved_context_ecx(%rip), %rcx
427 movq saved_context_edx(%rip), %rdx
428 movq saved_context_esi(%rip), %rsi
429 movq saved_context_edi(%rip), %rdi
430 movq saved_context_r08(%rip), %r8
431 movq saved_context_r09(%rip), %r9
432 movq saved_context_r10(%rip), %r10
433 movq saved_context_r11(%rip), %r11
434 movq saved_context_r12(%rip), %r12
435 movq saved_context_r13(%rip), %r13
436 movq saved_context_r14(%rip), %r14
437 movq saved_context_r15(%rip), %r15
441 jmp restore_processor_state
444 .size do_suspend_lowlevel,.Lfe5-do_suspend_lowlevel
448 ENTRY(saved_rbp) .quad 0
449 ENTRY(saved_rsi) .quad 0
450 ENTRY(saved_rdi) .quad 0
451 ENTRY(saved_rbx) .quad 0
453 ENTRY(saved_rip) .quad 0
454 ENTRY(saved_rsp) .quad 0
456 ENTRY(saved_magic) .quad 0