2 * Copyright 2015 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
27 #include "amd_shared.h"
28 #include <linux/module.h>
29 #include <linux/moduleparam.h>
30 #include "amdgpu_pm.h"
31 #include <drm/amdgpu_drm.h>
32 #include "amdgpu_powerplay.h"
36 static int amdgpu_powerplay_init(struct amdgpu_device *adev)
39 struct amd_powerplay *amd_pp;
41 amd_pp = &(adev->powerplay);
43 if (adev->pp_enabled) {
44 #ifdef CONFIG_DRM_AMD_POWERPLAY
45 struct amd_pp_init *pp_init;
47 pp_init = kzalloc(sizeof(struct amd_pp_init), GFP_KERNEL);
52 pp_init->chip_family = adev->family;
53 pp_init->chip_id = adev->asic_type;
54 pp_init->device = amdgpu_cgs_create_device(adev);
56 ret = amd_powerplay_init(pp_init, amd_pp);
60 amd_pp->pp_handle = (void *)adev;
62 switch (adev->asic_type) {
63 #ifdef CONFIG_DRM_AMDGPU_CIK
66 amd_pp->ip_funcs = &ci_dpm_ip_funcs;
71 amd_pp->ip_funcs = &kv_dpm_ip_funcs;
75 amd_pp->ip_funcs = &iceland_dpm_ip_funcs;
78 amd_pp->ip_funcs = &tonga_dpm_ip_funcs;
81 amd_pp->ip_funcs = &fiji_dpm_ip_funcs;
85 amd_pp->ip_funcs = &cz_dpm_ip_funcs;
95 static int amdgpu_pp_early_init(void *handle)
97 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
100 #ifdef CONFIG_DRM_AMD_POWERPLAY
101 switch (adev->asic_type) {
104 adev->pp_enabled = (amdgpu_powerplay == 0) ? false : true;
108 adev->pp_enabled = (amdgpu_powerplay > 0) ? true : false;
110 /* These chips don't have powerplay implemenations */
118 adev->pp_enabled = false;
122 adev->pp_enabled = false;
125 ret = amdgpu_powerplay_init(adev);
129 if (adev->powerplay.ip_funcs->early_init)
130 ret = adev->powerplay.ip_funcs->early_init(
131 adev->powerplay.pp_handle);
136 static int amdgpu_pp_late_init(void *handle)
139 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
141 if (adev->powerplay.ip_funcs->late_init)
142 ret = adev->powerplay.ip_funcs->late_init(
143 adev->powerplay.pp_handle);
145 #ifdef CONFIG_DRM_AMD_POWERPLAY
146 if (adev->pp_enabled)
147 amdgpu_pm_sysfs_init(adev);
152 static int amdgpu_pp_sw_init(void *handle)
155 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
157 if (adev->powerplay.ip_funcs->sw_init)
158 ret = adev->powerplay.ip_funcs->sw_init(
159 adev->powerplay.pp_handle);
161 #ifdef CONFIG_DRM_AMD_POWERPLAY
162 if (adev->pp_enabled) {
164 adev->pm.dpm_enabled = false;
166 adev->pm.dpm_enabled = true;
173 static int amdgpu_pp_sw_fini(void *handle)
176 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
178 if (adev->powerplay.ip_funcs->sw_fini)
179 ret = adev->powerplay.ip_funcs->sw_fini(
180 adev->powerplay.pp_handle);
184 #ifdef CONFIG_DRM_AMD_POWERPLAY
185 if (adev->pp_enabled) {
186 amdgpu_pm_sysfs_fini(adev);
187 amd_powerplay_fini(adev->powerplay.pp_handle);
194 static int amdgpu_pp_hw_init(void *handle)
197 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
199 if (adev->pp_enabled && adev->firmware.smu_load)
200 amdgpu_ucode_init_bo(adev);
202 if (adev->powerplay.ip_funcs->hw_init)
203 ret = adev->powerplay.ip_funcs->hw_init(
204 adev->powerplay.pp_handle);
209 static int amdgpu_pp_hw_fini(void *handle)
212 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
214 if (adev->powerplay.ip_funcs->hw_fini)
215 ret = adev->powerplay.ip_funcs->hw_fini(
216 adev->powerplay.pp_handle);
218 if (adev->pp_enabled && adev->firmware.smu_load)
219 amdgpu_ucode_fini_bo(adev);
224 static int amdgpu_pp_suspend(void *handle)
227 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
229 if (adev->powerplay.ip_funcs->suspend)
230 ret = adev->powerplay.ip_funcs->suspend(
231 adev->powerplay.pp_handle);
235 static int amdgpu_pp_resume(void *handle)
238 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
240 if (adev->powerplay.ip_funcs->resume)
241 ret = adev->powerplay.ip_funcs->resume(
242 adev->powerplay.pp_handle);
246 static int amdgpu_pp_set_clockgating_state(void *handle,
247 enum amd_clockgating_state state)
250 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
252 if (adev->powerplay.ip_funcs->set_clockgating_state)
253 ret = adev->powerplay.ip_funcs->set_clockgating_state(
254 adev->powerplay.pp_handle, state);
258 static int amdgpu_pp_set_powergating_state(void *handle,
259 enum amd_powergating_state state)
262 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
264 if (adev->powerplay.ip_funcs->set_powergating_state)
265 ret = adev->powerplay.ip_funcs->set_powergating_state(
266 adev->powerplay.pp_handle, state);
271 static bool amdgpu_pp_is_idle(void *handle)
274 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
276 if (adev->powerplay.ip_funcs->is_idle)
277 ret = adev->powerplay.ip_funcs->is_idle(
278 adev->powerplay.pp_handle);
282 static int amdgpu_pp_wait_for_idle(void *handle)
285 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
287 if (adev->powerplay.ip_funcs->wait_for_idle)
288 ret = adev->powerplay.ip_funcs->wait_for_idle(
289 adev->powerplay.pp_handle);
293 static int amdgpu_pp_soft_reset(void *handle)
296 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
298 if (adev->powerplay.ip_funcs->soft_reset)
299 ret = adev->powerplay.ip_funcs->soft_reset(
300 adev->powerplay.pp_handle);
304 static void amdgpu_pp_print_status(void *handle)
306 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
308 if (adev->powerplay.ip_funcs->print_status)
309 adev->powerplay.ip_funcs->print_status(
310 adev->powerplay.pp_handle);
313 const struct amd_ip_funcs amdgpu_pp_ip_funcs = {
314 .early_init = amdgpu_pp_early_init,
315 .late_init = amdgpu_pp_late_init,
316 .sw_init = amdgpu_pp_sw_init,
317 .sw_fini = amdgpu_pp_sw_fini,
318 .hw_init = amdgpu_pp_hw_init,
319 .hw_fini = amdgpu_pp_hw_fini,
320 .suspend = amdgpu_pp_suspend,
321 .resume = amdgpu_pp_resume,
322 .is_idle = amdgpu_pp_is_idle,
323 .wait_for_idle = amdgpu_pp_wait_for_idle,
324 .soft_reset = amdgpu_pp_soft_reset,
325 .print_status = amdgpu_pp_print_status,
326 .set_clockgating_state = amdgpu_pp_set_clockgating_state,
327 .set_powergating_state = amdgpu_pp_set_powergating_state,