2 * Copyright © 2011-2012 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
24 * Ben Widawsky <ben@bwidawsk.net>
29 * This file implements HW context support. On gen5+ a HW context consists of an
30 * opaque GPU object which is referenced at times of context saves and restores.
31 * With RC6 enabled, the context is also referenced as the GPU enters and exists
32 * from RC6 (GPU has it's own internal power context, except on gen5). Though
33 * something like a context does exist for the media ring, the code only
34 * supports contexts for the render ring.
36 * In software, there is a distinction between contexts created by the user,
37 * and the default HW context. The default HW context is used by GPU clients
38 * that do not request setup of their own hardware context. The default
39 * context's state is never restored to help prevent programming errors. This
40 * would happen if a client ran and piggy-backed off another clients GPU state.
41 * The default context only exists to give the GPU some offset to load as the
42 * current to invoke a save of the context we actually care about. In fact, the
43 * code could likely be constructed, albeit in a more complicated fashion, to
44 * never use the default context, though that limits the driver's ability to
45 * swap out, and/or destroy other contexts.
47 * All other contexts are created as a request by the GPU client. These contexts
48 * store GPU state, and thus allow GPU clients to not re-emit state (and
49 * potentially query certain state) at any time. The kernel driver makes
50 * certain that the appropriate commands are inserted.
52 * The context life cycle is semi-complicated in that context BOs may live
53 * longer than the context itself because of the way the hardware, and object
54 * tracking works. Below is a very crude representation of the state machine
55 * describing the context life.
56 * refcount pincount active
57 * S0: initial state 0 0 0
58 * S1: context created 1 0 0
59 * S2: context is currently running 2 1 X
60 * S3: GPU referenced, but not current 2 0 1
61 * S4: context is current, but destroyed 1 1 0
62 * S5: like S3, but destroyed 1 0 1
64 * The most common (but not all) transitions:
65 * S0->S1: client creates a context
66 * S1->S2: client submits execbuf with context
67 * S2->S3: other clients submits execbuf with context
68 * S3->S1: context object was retired
69 * S3->S2: clients submits another execbuf
70 * S2->S4: context destroy called with current context
71 * S3->S5->S0: destroy path
72 * S4->S5->S0: destroy path on current context
74 * There are two confusing terms used above:
75 * The "current context" means the context which is currently running on the
76 * GPU. The GPU has loaded its state already and has stored away the gtt
77 * offset of the BO. The GPU is not actively referencing the data at this
78 * offset, but it will on the next context switch. The only way to avoid this
79 * is to do a GPU reset.
81 * An "active context' is one which was previously the "current context" and is
82 * on the active list waiting for the next context switch to occur. Until this
83 * happens, the object must remain at the same gtt offset. It is therefore
84 * possible to destroy a context, but it is still active.
89 #include <drm/i915_drm.h>
91 #include "i915_trace.h"
93 /* This is a HW constraint. The value below is the largest known requirement
94 * I've seen in a spec to date, and that was a workaround for a non-shipping
95 * part. It should be safe to decrease this, but it's more future proof as is.
97 #define GEN6_CONTEXT_ALIGN (64<<10)
98 #define GEN7_CONTEXT_ALIGN 4096
100 static size_t get_context_alignment(struct drm_device *dev)
103 return GEN6_CONTEXT_ALIGN;
105 return GEN7_CONTEXT_ALIGN;
108 static int get_context_size(struct drm_device *dev)
110 struct drm_i915_private *dev_priv = dev->dev_private;
114 switch (INTEL_INFO(dev)->gen) {
116 reg = I915_READ(CXT_SIZE);
117 ret = GEN6_CXT_TOTAL_SIZE(reg) * 64;
120 reg = I915_READ(GEN7_CXT_SIZE);
122 ret = HSW_CXT_TOTAL_SIZE;
124 ret = GEN7_CXT_TOTAL_SIZE(reg) * 64;
127 ret = GEN8_CXT_TOTAL_SIZE;
136 static void i915_gem_context_clean(struct intel_context *ctx)
138 struct i915_hw_ppgtt *ppgtt = ctx->ppgtt;
139 struct i915_vma *vma, *next;
144 list_for_each_entry_safe(vma, next, &ppgtt->base.inactive_list,
146 if (WARN_ON(__i915_vma_unbind_no_wait(vma)))
151 void i915_gem_context_free(struct kref *ctx_ref)
153 struct intel_context *ctx = container_of(ctx_ref, typeof(*ctx), ref);
155 trace_i915_context_free(ctx);
157 if (i915.enable_execlists)
158 intel_lr_context_free(ctx);
161 * This context is going away and we need to remove all VMAs still
162 * around. This is to handle imported shared objects for which
163 * destructor did not run when their handles were closed.
165 i915_gem_context_clean(ctx);
167 i915_ppgtt_put(ctx->ppgtt);
169 if (ctx->legacy_hw_ctx.rcs_state)
170 drm_gem_object_unreference(&ctx->legacy_hw_ctx.rcs_state->base);
171 list_del(&ctx->link);
175 struct drm_i915_gem_object *
176 i915_gem_alloc_context_obj(struct drm_device *dev, size_t size)
178 struct drm_i915_gem_object *obj;
181 obj = i915_gem_alloc_object(dev, size);
183 return ERR_PTR(-ENOMEM);
186 * Try to make the context utilize L3 as well as LLC.
188 * On VLV we don't have L3 controls in the PTEs so we
189 * shouldn't touch the cache level, especially as that
190 * would make the object snooped which might have a
191 * negative performance impact.
193 * Snooping is required on non-llc platforms in execlist
194 * mode, but since all GGTT accesses use PAT entry 0 we
195 * get snooping anyway regardless of cache_level.
197 * This is only applicable for Ivy Bridge devices since
198 * later platforms don't have L3 control bits in the PTE.
200 if (IS_IVYBRIDGE(dev)) {
201 ret = i915_gem_object_set_cache_level(obj, I915_CACHE_L3_LLC);
202 /* Failure shouldn't ever happen this early */
204 drm_gem_object_unreference(&obj->base);
212 static struct intel_context *
213 __create_hw_context(struct drm_device *dev,
214 struct drm_i915_file_private *file_priv)
216 struct drm_i915_private *dev_priv = dev->dev_private;
217 struct intel_context *ctx;
220 ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
222 return ERR_PTR(-ENOMEM);
224 kref_init(&ctx->ref);
225 list_add_tail(&ctx->link, &dev_priv->context_list);
226 ctx->i915 = dev_priv;
228 if (dev_priv->hw_context_size) {
229 struct drm_i915_gem_object *obj =
230 i915_gem_alloc_context_obj(dev, dev_priv->hw_context_size);
235 ctx->legacy_hw_ctx.rcs_state = obj;
238 /* Default context will never have a file_priv */
239 if (file_priv != NULL) {
240 ret = idr_alloc(&file_priv->context_idr, ctx,
241 DEFAULT_CONTEXT_HANDLE, 0, GFP_KERNEL);
245 ret = DEFAULT_CONTEXT_HANDLE;
247 ctx->file_priv = file_priv;
248 ctx->user_handle = ret;
249 /* NB: Mark all slices as needing a remap so that when the context first
250 * loads it will restore whatever remap state already exists. If there
251 * is no remap info, it will be a NOP. */
252 ctx->remap_slice = (1 << NUM_L3_SLICES(dev)) - 1;
254 ctx->hang_stats.ban_period_seconds = DRM_I915_CTX_BAN_PERIOD;
259 i915_gem_context_unreference(ctx);
264 * The default context needs to exist per ring that uses contexts. It stores the
265 * context state of the GPU for applications that don't utilize HW contexts, as
266 * well as an idle case.
268 static struct intel_context *
269 i915_gem_create_context(struct drm_device *dev,
270 struct drm_i915_file_private *file_priv)
272 const bool is_global_default_ctx = file_priv == NULL;
273 struct intel_context *ctx;
276 BUG_ON(!mutex_is_locked(&dev->struct_mutex));
278 ctx = __create_hw_context(dev, file_priv);
282 if (is_global_default_ctx && ctx->legacy_hw_ctx.rcs_state) {
283 /* We may need to do things with the shrinker which
284 * require us to immediately switch back to the default
285 * context. This can cause a problem as pinning the
286 * default context also requires GTT space which may not
287 * be available. To avoid this we always pin the default
290 ret = i915_gem_obj_ggtt_pin(ctx->legacy_hw_ctx.rcs_state,
291 get_context_alignment(dev), 0);
293 DRM_DEBUG_DRIVER("Couldn't pin %d\n", ret);
298 if (USES_FULL_PPGTT(dev)) {
299 struct i915_hw_ppgtt *ppgtt = i915_ppgtt_create(dev, file_priv);
301 if (IS_ERR_OR_NULL(ppgtt)) {
302 DRM_DEBUG_DRIVER("PPGTT setup failed (%ld)\n",
304 ret = PTR_ERR(ppgtt);
311 trace_i915_context_create(ctx);
316 if (is_global_default_ctx && ctx->legacy_hw_ctx.rcs_state)
317 i915_gem_object_ggtt_unpin(ctx->legacy_hw_ctx.rcs_state);
319 idr_remove(&file_priv->context_idr, ctx->user_handle);
320 i915_gem_context_unreference(ctx);
324 void i915_gem_context_reset(struct drm_device *dev)
326 struct drm_i915_private *dev_priv = dev->dev_private;
329 if (i915.enable_execlists) {
330 struct intel_context *ctx;
332 list_for_each_entry(ctx, &dev_priv->context_list, link) {
333 intel_lr_context_reset(dev, ctx);
339 for (i = 0; i < I915_NUM_RINGS; i++) {
340 struct intel_engine_cs *ring = &dev_priv->ring[i];
341 struct intel_context *lctx = ring->last_context;
344 if (lctx->legacy_hw_ctx.rcs_state && i == RCS)
345 i915_gem_object_ggtt_unpin(lctx->legacy_hw_ctx.rcs_state);
347 i915_gem_context_unreference(lctx);
348 ring->last_context = NULL;
351 /* Force the GPU state to be reinitialised on enabling */
352 if (ring->default_context)
353 ring->default_context->legacy_hw_ctx.initialized = false;
357 int i915_gem_context_init(struct drm_device *dev)
359 struct drm_i915_private *dev_priv = dev->dev_private;
360 struct intel_context *ctx;
363 /* Init should only be called once per module load. Eventually the
364 * restriction on the context_disabled check can be loosened. */
365 if (WARN_ON(dev_priv->ring[RCS].default_context))
368 if (intel_vgpu_active(dev) && HAS_LOGICAL_RING_CONTEXTS(dev)) {
369 if (!i915.enable_execlists) {
370 DRM_INFO("Only EXECLIST mode is supported in vgpu.\n");
375 if (i915.enable_execlists) {
376 /* NB: intentionally left blank. We will allocate our own
377 * backing objects as we need them, thank you very much */
378 dev_priv->hw_context_size = 0;
379 } else if (HAS_HW_CONTEXTS(dev)) {
380 dev_priv->hw_context_size = round_up(get_context_size(dev), 4096);
381 if (dev_priv->hw_context_size > (1<<20)) {
382 DRM_DEBUG_DRIVER("Disabling HW Contexts; invalid size %d\n",
383 dev_priv->hw_context_size);
384 dev_priv->hw_context_size = 0;
388 ctx = i915_gem_create_context(dev, NULL);
390 DRM_ERROR("Failed to create default global context (error %ld)\n",
395 for (i = 0; i < I915_NUM_RINGS; i++) {
396 struct intel_engine_cs *ring = &dev_priv->ring[i];
398 /* NB: RCS will hold a ref for all rings */
399 ring->default_context = ctx;
402 DRM_DEBUG_DRIVER("%s context support initialized\n",
403 i915.enable_execlists ? "LR" :
404 dev_priv->hw_context_size ? "HW" : "fake");
408 void i915_gem_context_fini(struct drm_device *dev)
410 struct drm_i915_private *dev_priv = dev->dev_private;
411 struct intel_context *dctx = dev_priv->ring[RCS].default_context;
414 if (dctx->legacy_hw_ctx.rcs_state) {
415 /* The only known way to stop the gpu from accessing the hw context is
416 * to reset it. Do this as the very last operation to avoid confusing
417 * other code, leading to spurious errors. */
418 intel_gpu_reset(dev);
420 /* When default context is created and switched to, base object refcount
421 * will be 2 (+1 from object creation and +1 from do_switch()).
422 * i915_gem_context_fini() will be called after gpu_idle() has switched
423 * to default context. So we need to unreference the base object once
424 * to offset the do_switch part, so that i915_gem_context_unreference()
425 * can then free the base object correctly. */
426 WARN_ON(!dev_priv->ring[RCS].last_context);
427 if (dev_priv->ring[RCS].last_context == dctx) {
428 /* Fake switch to NULL context */
429 WARN_ON(dctx->legacy_hw_ctx.rcs_state->active);
430 i915_gem_object_ggtt_unpin(dctx->legacy_hw_ctx.rcs_state);
431 i915_gem_context_unreference(dctx);
432 dev_priv->ring[RCS].last_context = NULL;
435 i915_gem_object_ggtt_unpin(dctx->legacy_hw_ctx.rcs_state);
438 for (i = 0; i < I915_NUM_RINGS; i++) {
439 struct intel_engine_cs *ring = &dev_priv->ring[i];
441 if (ring->last_context)
442 i915_gem_context_unreference(ring->last_context);
444 ring->default_context = NULL;
445 ring->last_context = NULL;
448 i915_gem_context_unreference(dctx);
451 int i915_gem_context_enable(struct drm_i915_gem_request *req)
453 struct intel_engine_cs *ring = req->ring;
456 if (i915.enable_execlists) {
457 if (ring->init_context == NULL)
460 ret = ring->init_context(req);
462 ret = i915_switch_context(req);
465 DRM_ERROR("ring init context: %d\n", ret);
472 static int context_idr_cleanup(int id, void *p, void *data)
474 struct intel_context *ctx = p;
476 i915_gem_context_unreference(ctx);
480 int i915_gem_context_open(struct drm_device *dev, struct drm_file *file)
482 struct drm_i915_file_private *file_priv = file->driver_priv;
483 struct intel_context *ctx;
485 idr_init(&file_priv->context_idr);
487 mutex_lock(&dev->struct_mutex);
488 ctx = i915_gem_create_context(dev, file_priv);
489 mutex_unlock(&dev->struct_mutex);
492 idr_destroy(&file_priv->context_idr);
499 void i915_gem_context_close(struct drm_device *dev, struct drm_file *file)
501 struct drm_i915_file_private *file_priv = file->driver_priv;
503 idr_for_each(&file_priv->context_idr, context_idr_cleanup, NULL);
504 idr_destroy(&file_priv->context_idr);
507 struct intel_context *
508 i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id)
510 struct intel_context *ctx;
512 ctx = (struct intel_context *)idr_find(&file_priv->context_idr, id);
514 return ERR_PTR(-ENOENT);
520 mi_set_context(struct drm_i915_gem_request *req, u32 hw_flags)
522 struct intel_engine_cs *ring = req->ring;
523 u32 flags = hw_flags | MI_MM_SPACE_GTT;
524 const int num_rings =
525 /* Use an extended w/a on ivb+ if signalling from other rings */
526 i915_semaphore_is_enabled(ring->dev) ?
527 hweight32(INTEL_INFO(ring->dev)->ring_mask) - 1 :
531 /* w/a: If Flush TLB Invalidation Mode is enabled, driver must do a TLB
532 * invalidation prior to MI_SET_CONTEXT. On GEN6 we don't set the value
533 * explicitly, so we rely on the value at ring init, stored in
534 * itlb_before_ctx_switch.
536 if (IS_GEN6(ring->dev)) {
537 ret = ring->flush(req, I915_GEM_GPU_DOMAINS, 0);
542 /* These flags are for resource streamer on HSW+ */
543 if (IS_HASWELL(ring->dev) || INTEL_INFO(ring->dev)->gen >= 8)
544 flags |= (HSW_MI_RS_SAVE_STATE_EN | HSW_MI_RS_RESTORE_STATE_EN);
545 else if (INTEL_INFO(ring->dev)->gen < 8)
546 flags |= (MI_SAVE_EXT_STATE_EN | MI_RESTORE_EXT_STATE_EN);
550 if (INTEL_INFO(ring->dev)->gen >= 7)
551 len += 2 + (num_rings ? 4*num_rings + 2 : 0);
553 ret = intel_ring_begin(req, len);
557 /* WaProgramMiArbOnOffAroundMiSetContext:ivb,vlv,hsw,bdw,chv */
558 if (INTEL_INFO(ring->dev)->gen >= 7) {
559 intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_DISABLE);
561 struct intel_engine_cs *signaller;
563 intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(num_rings));
564 for_each_ring(signaller, to_i915(ring->dev), i) {
565 if (signaller == ring)
568 intel_ring_emit_reg(ring, RING_PSMI_CTL(signaller->mmio_base));
569 intel_ring_emit(ring, _MASKED_BIT_ENABLE(GEN6_PSMI_SLEEP_MSG_DISABLE));
574 intel_ring_emit(ring, MI_NOOP);
575 intel_ring_emit(ring, MI_SET_CONTEXT);
576 intel_ring_emit(ring, i915_gem_obj_ggtt_offset(req->ctx->legacy_hw_ctx.rcs_state) |
579 * w/a: MI_SET_CONTEXT must always be followed by MI_NOOP
580 * WaMiSetContext_Hang:snb,ivb,vlv
582 intel_ring_emit(ring, MI_NOOP);
584 if (INTEL_INFO(ring->dev)->gen >= 7) {
586 struct intel_engine_cs *signaller;
588 intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(num_rings));
589 for_each_ring(signaller, to_i915(ring->dev), i) {
590 if (signaller == ring)
593 intel_ring_emit_reg(ring, RING_PSMI_CTL(signaller->mmio_base));
594 intel_ring_emit(ring, _MASKED_BIT_DISABLE(GEN6_PSMI_SLEEP_MSG_DISABLE));
597 intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_ENABLE);
600 intel_ring_advance(ring);
605 static inline bool should_skip_switch(struct intel_engine_cs *ring,
606 struct intel_context *from,
607 struct intel_context *to)
612 if (to->ppgtt && from == to &&
613 !(intel_ring_flag(ring) & to->ppgtt->pd_dirty_rings))
620 needs_pd_load_pre(struct intel_engine_cs *ring, struct intel_context *to)
622 struct drm_i915_private *dev_priv = ring->dev->dev_private;
627 if (INTEL_INFO(ring->dev)->gen < 8)
630 if (ring != &dev_priv->ring[RCS])
637 needs_pd_load_post(struct intel_engine_cs *ring, struct intel_context *to,
640 struct drm_i915_private *dev_priv = ring->dev->dev_private;
645 if (!IS_GEN8(ring->dev))
648 if (ring != &dev_priv->ring[RCS])
651 if (hw_flags & MI_RESTORE_INHIBIT)
657 static int do_switch(struct drm_i915_gem_request *req)
659 struct intel_context *to = req->ctx;
660 struct intel_engine_cs *ring = req->ring;
661 struct drm_i915_private *dev_priv = ring->dev->dev_private;
662 struct intel_context *from = ring->last_context;
664 bool uninitialized = false;
667 if (from != NULL && ring == &dev_priv->ring[RCS]) {
668 BUG_ON(from->legacy_hw_ctx.rcs_state == NULL);
669 BUG_ON(!i915_gem_obj_is_pinned(from->legacy_hw_ctx.rcs_state));
672 if (should_skip_switch(ring, from, to))
675 /* Trying to pin first makes error handling easier. */
676 if (ring == &dev_priv->ring[RCS]) {
677 ret = i915_gem_obj_ggtt_pin(to->legacy_hw_ctx.rcs_state,
678 get_context_alignment(ring->dev), 0);
684 * Pin can switch back to the default context if we end up calling into
685 * evict_everything - as a last ditch gtt defrag effort that also
686 * switches to the default context. Hence we need to reload from here.
688 from = ring->last_context;
690 if (needs_pd_load_pre(ring, to)) {
691 /* Older GENs and non render rings still want the load first,
692 * "PP_DCLV followed by PP_DIR_BASE register through Load
693 * Register Immediate commands in Ring Buffer before submitting
695 trace_switch_mm(ring, to);
696 ret = to->ppgtt->switch_mm(to->ppgtt, req);
700 /* Doing a PD load always reloads the page dirs */
701 to->ppgtt->pd_dirty_rings &= ~intel_ring_flag(ring);
704 if (ring != &dev_priv->ring[RCS]) {
706 i915_gem_context_unreference(from);
711 * Clear this page out of any CPU caches for coherent swap-in/out. Note
712 * that thanks to write = false in this call and us not setting any gpu
713 * write domains when putting a context object onto the active list
714 * (when switching away from it), this won't block.
716 * XXX: We need a real interface to do this instead of trickery.
718 ret = i915_gem_object_set_to_gtt_domain(to->legacy_hw_ctx.rcs_state, false);
722 if (!to->legacy_hw_ctx.initialized || i915_gem_context_is_default(to)) {
723 hw_flags |= MI_RESTORE_INHIBIT;
724 /* NB: If we inhibit the restore, the context is not allowed to
725 * die because future work may end up depending on valid address
726 * space. This means we must enforce that a page table load
727 * occur when this occurs. */
728 } else if (to->ppgtt &&
729 (intel_ring_flag(ring) & to->ppgtt->pd_dirty_rings)) {
730 hw_flags |= MI_FORCE_RESTORE;
731 to->ppgtt->pd_dirty_rings &= ~intel_ring_flag(ring);
734 /* We should never emit switch_mm more than once */
735 WARN_ON(needs_pd_load_pre(ring, to) &&
736 needs_pd_load_post(ring, to, hw_flags));
738 ret = mi_set_context(req, hw_flags);
742 /* GEN8 does *not* require an explicit reload if the PDPs have been
743 * setup, and we do not wish to move them.
745 if (needs_pd_load_post(ring, to, hw_flags)) {
746 trace_switch_mm(ring, to);
747 ret = to->ppgtt->switch_mm(to->ppgtt, req);
748 /* The hardware context switch is emitted, but we haven't
749 * actually changed the state - so it's probably safe to bail
750 * here. Still, let the user know something dangerous has
754 DRM_ERROR("Failed to change address space on context switch\n");
759 for (i = 0; i < MAX_L3_SLICES; i++) {
760 if (!(to->remap_slice & (1<<i)))
763 ret = i915_gem_l3_remap(req, i);
764 /* If it failed, try again next round */
766 DRM_DEBUG_DRIVER("L3 remapping failed\n");
768 to->remap_slice &= ~(1<<i);
771 /* The backing object for the context is done after switching to the
772 * *next* context. Therefore we cannot retire the previous context until
773 * the next context has already started running. In fact, the below code
774 * is a bit suboptimal because the retiring can occur simply after the
775 * MI_SET_CONTEXT instead of when the next seqno has completed.
778 from->legacy_hw_ctx.rcs_state->base.read_domains = I915_GEM_DOMAIN_INSTRUCTION;
779 i915_vma_move_to_active(i915_gem_obj_to_ggtt(from->legacy_hw_ctx.rcs_state), req);
780 /* As long as MI_SET_CONTEXT is serializing, ie. it flushes the
781 * whole damn pipeline, we don't need to explicitly mark the
782 * object dirty. The only exception is that the context must be
783 * correct in case the object gets swapped out. Ideally we'd be
784 * able to defer doing this until we know the object would be
785 * swapped, but there is no way to do that yet.
787 from->legacy_hw_ctx.rcs_state->dirty = 1;
789 /* obj is kept alive until the next request by its active ref */
790 i915_gem_object_ggtt_unpin(from->legacy_hw_ctx.rcs_state);
791 i915_gem_context_unreference(from);
794 uninitialized = !to->legacy_hw_ctx.initialized;
795 to->legacy_hw_ctx.initialized = true;
798 i915_gem_context_reference(to);
799 ring->last_context = to;
802 if (ring->init_context) {
803 ret = ring->init_context(req);
805 DRM_ERROR("ring init context: %d\n", ret);
813 i915_gem_object_ggtt_unpin(to->legacy_hw_ctx.rcs_state);
818 * i915_switch_context() - perform a GPU context switch.
819 * @req: request for which we'll execute the context switch
821 * The context life cycle is simple. The context refcount is incremented and
822 * decremented by 1 and create and destroy. If the context is in use by the GPU,
823 * it will have a refcount > 1. This allows us to destroy the context abstract
824 * object while letting the normal object tracking destroy the backing BO.
826 * This function should not be used in execlists mode. Instead the context is
827 * switched by writing to the ELSP and requests keep a reference to their
830 int i915_switch_context(struct drm_i915_gem_request *req)
832 struct intel_engine_cs *ring = req->ring;
833 struct drm_i915_private *dev_priv = ring->dev->dev_private;
835 WARN_ON(i915.enable_execlists);
836 WARN_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex));
838 if (req->ctx->legacy_hw_ctx.rcs_state == NULL) { /* We have the fake context */
839 if (req->ctx != ring->last_context) {
840 i915_gem_context_reference(req->ctx);
841 if (ring->last_context)
842 i915_gem_context_unreference(ring->last_context);
843 ring->last_context = req->ctx;
848 return do_switch(req);
851 static bool contexts_enabled(struct drm_device *dev)
853 return i915.enable_execlists || to_i915(dev)->hw_context_size;
856 int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
857 struct drm_file *file)
859 struct drm_i915_gem_context_create *args = data;
860 struct drm_i915_file_private *file_priv = file->driver_priv;
861 struct intel_context *ctx;
864 if (!contexts_enabled(dev))
867 ret = i915_mutex_lock_interruptible(dev);
871 ctx = i915_gem_create_context(dev, file_priv);
872 mutex_unlock(&dev->struct_mutex);
876 args->ctx_id = ctx->user_handle;
877 DRM_DEBUG_DRIVER("HW context %d created\n", args->ctx_id);
882 int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
883 struct drm_file *file)
885 struct drm_i915_gem_context_destroy *args = data;
886 struct drm_i915_file_private *file_priv = file->driver_priv;
887 struct intel_context *ctx;
890 if (args->ctx_id == DEFAULT_CONTEXT_HANDLE)
893 ret = i915_mutex_lock_interruptible(dev);
897 ctx = i915_gem_context_get(file_priv, args->ctx_id);
899 mutex_unlock(&dev->struct_mutex);
903 idr_remove(&ctx->file_priv->context_idr, ctx->user_handle);
904 i915_gem_context_unreference(ctx);
905 mutex_unlock(&dev->struct_mutex);
907 DRM_DEBUG_DRIVER("HW context %d destroyed\n", args->ctx_id);
911 int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data,
912 struct drm_file *file)
914 struct drm_i915_file_private *file_priv = file->driver_priv;
915 struct drm_i915_gem_context_param *args = data;
916 struct intel_context *ctx;
919 ret = i915_mutex_lock_interruptible(dev);
923 ctx = i915_gem_context_get(file_priv, args->ctx_id);
925 mutex_unlock(&dev->struct_mutex);
930 switch (args->param) {
931 case I915_CONTEXT_PARAM_BAN_PERIOD:
932 args->value = ctx->hang_stats.ban_period_seconds;
934 case I915_CONTEXT_PARAM_NO_ZEROMAP:
935 args->value = ctx->flags & CONTEXT_NO_ZEROMAP;
937 case I915_CONTEXT_PARAM_GTT_SIZE:
939 args->value = ctx->ppgtt->base.total;
940 else if (to_i915(dev)->mm.aliasing_ppgtt)
941 args->value = to_i915(dev)->mm.aliasing_ppgtt->base.total;
943 args->value = to_i915(dev)->gtt.base.total;
949 mutex_unlock(&dev->struct_mutex);
954 int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data,
955 struct drm_file *file)
957 struct drm_i915_file_private *file_priv = file->driver_priv;
958 struct drm_i915_gem_context_param *args = data;
959 struct intel_context *ctx;
962 ret = i915_mutex_lock_interruptible(dev);
966 ctx = i915_gem_context_get(file_priv, args->ctx_id);
968 mutex_unlock(&dev->struct_mutex);
972 switch (args->param) {
973 case I915_CONTEXT_PARAM_BAN_PERIOD:
976 else if (args->value < ctx->hang_stats.ban_period_seconds &&
977 !capable(CAP_SYS_ADMIN))
980 ctx->hang_stats.ban_period_seconds = args->value;
982 case I915_CONTEXT_PARAM_NO_ZEROMAP:
986 ctx->flags &= ~CONTEXT_NO_ZEROMAP;
987 ctx->flags |= args->value ? CONTEXT_NO_ZEROMAP : 0;
994 mutex_unlock(&dev->struct_mutex);