2 * Copyright 2011 Red Hat Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
26 #include "nouveau_drv.h"
27 #include "nouveau_bios.h"
28 #include "nouveau_pm.h"
30 static u32 read_div(struct drm_device *, int, u32, u32);
31 static u32 read_pll(struct drm_device *, u32);
34 read_vco(struct drm_device *dev, u32 dsrc)
36 u32 ssrc = nv_rd32(dev, dsrc);
37 if (!(ssrc & 0x00000100))
38 return read_pll(dev, 0x00e800);
39 return read_pll(dev, 0x00e820);
43 read_pll(struct drm_device *dev, u32 pll)
45 u32 coef = nv_rd32(dev, pll + 4);
46 u32 P = (coef & 0x003f0000) >> 16;
47 u32 N = (coef & 0x0000ff00) >> 8;
48 u32 M = (coef & 0x000000ff) >> 0;
51 switch (pll & 0xfff000) {
57 doff = (pll - 0x137000) / 0x20;
58 sclk = read_div(dev, doff, 0x137120, 0x137140);
63 sclk = read_pll(dev, 0x132020);
66 sclk = read_div(dev, 0, 0x137320, 0x137330);
76 return sclk * N / M / P;
80 read_div(struct drm_device *dev, int doff, u32 dsrc, u32 dctl)
82 u32 ssrc = nv_rd32(dev, dsrc + (doff * 4));
83 u32 sctl = nv_rd32(dev, dctl + (doff * 4));
85 switch (ssrc & 0x00000003) {
87 if ((ssrc & 0x00030000) != 0x00030000)
93 if (sctl & 0x80000000) {
94 u32 sclk = read_vco(dev, dsrc);
95 u32 sdiv = (sctl & 0x0000003f) + 2;
96 return (sclk * 2) / sdiv;
99 return read_vco(dev, dsrc);
106 read_mem(struct drm_device *dev)
108 u32 ssel = nv_rd32(dev, 0x1373f0);
109 if (ssel & 0x00000001)
110 return read_div(dev, 0, 0x137300, 0x137310);
111 return read_pll(dev, 0x132000);
115 read_clk(struct drm_device *dev, int clk)
117 u32 sctl = nv_rd32(dev, 0x137250 + (clk * 4));
118 u32 ssel = nv_rd32(dev, 0x137100);
121 if (ssel & (1 << clk)) {
123 sclk = read_pll(dev, 0x137000 + (clk * 0x20));
125 sclk = read_pll(dev, 0x1370e0);
126 sdiv = ((sctl & 0x00003f00) >> 8) + 2;
128 sclk = read_div(dev, clk, 0x137160, 0x1371d0);
129 sdiv = ((sctl & 0x0000003f) >> 0) + 2;
132 if (sctl & 0x80000000)
133 return (sclk * 2) / sdiv;
138 nvc0_pm_clocks_get(struct drm_device *dev, struct nouveau_pm_level *perflvl)
140 perflvl->shader = read_clk(dev, 0x00);
141 perflvl->core = perflvl->shader / 2;
142 perflvl->memory = read_mem(dev);
143 perflvl->vdec = read_clk(dev, 0x0e);