]> git.karo-electronics.de Git - karo-tx-linux.git/blob - drivers/iio/health/afe4403.c
610631b036ecf6cbc0529033940e26b94cf719ad
[karo-tx-linux.git] / drivers / iio / health / afe4403.c
1 /*
2  * AFE4403 Heart Rate Monitors and Low-Cost Pulse Oximeters
3  *
4  * Copyright (C) 2015-2016 Texas Instruments Incorporated - http://www.ti.com/
5  *      Andrew F. Davis <afd@ti.com>
6  *
7  * This program is free software; you can redistribute it and/or modify
8  * it under the terms of the GNU General Public License version 2 as
9  * published by the Free Software Foundation.
10  *
11  * This program is distributed in the hope that it will be useful, but
12  * WITHOUT ANY WARRANTY; without even the implied warranty of
13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14  * General Public License for more details.
15  */
16
17 #include <linux/device.h>
18 #include <linux/err.h>
19 #include <linux/interrupt.h>
20 #include <linux/kernel.h>
21 #include <linux/module.h>
22 #include <linux/regmap.h>
23 #include <linux/spi/spi.h>
24 #include <linux/sysfs.h>
25 #include <linux/regulator/consumer.h>
26
27 #include <linux/iio/iio.h>
28 #include <linux/iio/sysfs.h>
29 #include <linux/iio/buffer.h>
30 #include <linux/iio/trigger.h>
31 #include <linux/iio/triggered_buffer.h>
32 #include <linux/iio/trigger_consumer.h>
33
34 #include "afe440x.h"
35
36 #define AFE4403_DRIVER_NAME             "afe4403"
37
38 /* AFE4403 Registers */
39 #define AFE4403_TIAGAIN                 0x20
40 #define AFE4403_TIA_AMB_GAIN            0x21
41
42 /* AFE4403 LEDCNTRL values */
43 #define AFE440X_LEDCNTRL_RANGE_TX_HALF  0x1
44 #define AFE440X_LEDCNTRL_RANGE_TX_FULL  0x2
45 #define AFE440X_LEDCNTRL_RANGE_TX_OFF   0x3
46
47 /* AFE4403 CONTROL2 values */
48 #define AFE440X_CONTROL2_TX_REF_025     0x0
49 #define AFE440X_CONTROL2_TX_REF_050     0x1
50 #define AFE440X_CONTROL2_TX_REF_100     0x2
51 #define AFE440X_CONTROL2_TX_REF_075     0x3
52
53 /* AFE4403 CONTROL3 values */
54 #define AFE440X_CONTROL3_CLK_DIV_2      0x0
55 #define AFE440X_CONTROL3_CLK_DIV_4      0x2
56 #define AFE440X_CONTROL3_CLK_DIV_6      0x3
57 #define AFE440X_CONTROL3_CLK_DIV_8      0x4
58 #define AFE440X_CONTROL3_CLK_DIV_12     0x5
59 #define AFE440X_CONTROL3_CLK_DIV_1      0x7
60
61 /* AFE4403 TIAGAIN_CAP values */
62 #define AFE4403_TIAGAIN_CAP_5_P         0x0
63 #define AFE4403_TIAGAIN_CAP_10_P        0x1
64 #define AFE4403_TIAGAIN_CAP_20_P        0x2
65 #define AFE4403_TIAGAIN_CAP_30_P        0x3
66 #define AFE4403_TIAGAIN_CAP_55_P        0x8
67 #define AFE4403_TIAGAIN_CAP_155_P       0x10
68
69 /* AFE4403 TIAGAIN_RES values */
70 #define AFE4403_TIAGAIN_RES_500_K       0x0
71 #define AFE4403_TIAGAIN_RES_250_K       0x1
72 #define AFE4403_TIAGAIN_RES_100_K       0x2
73 #define AFE4403_TIAGAIN_RES_50_K        0x3
74 #define AFE4403_TIAGAIN_RES_25_K        0x4
75 #define AFE4403_TIAGAIN_RES_10_K        0x5
76 #define AFE4403_TIAGAIN_RES_1_M         0x6
77 #define AFE4403_TIAGAIN_RES_NONE        0x7
78
79 enum afe4403_fields {
80         /* Gains */
81         F_RF_LED1, F_CF_LED1,
82         F_RF_LED, F_CF_LED,
83
84         /* LED Current */
85         F_ILED1, F_ILED2,
86
87         /* sentinel */
88         F_MAX_FIELDS
89 };
90
91 static const struct reg_field afe4403_reg_fields[] = {
92         /* Gains */
93         [F_RF_LED1]     = REG_FIELD(AFE4403_TIAGAIN, 0, 2),
94         [F_CF_LED1]     = REG_FIELD(AFE4403_TIAGAIN, 3, 7),
95         [F_RF_LED]      = REG_FIELD(AFE4403_TIA_AMB_GAIN, 0, 2),
96         [F_CF_LED]      = REG_FIELD(AFE4403_TIA_AMB_GAIN, 3, 7),
97         /* LED Current */
98         [F_ILED1]       = REG_FIELD(AFE440X_LEDCNTRL, 0, 7),
99         [F_ILED2]       = REG_FIELD(AFE440X_LEDCNTRL, 8, 15),
100 };
101
102 /**
103  * struct afe4403_data - AFE4403 device instance data
104  * @dev: Device structure
105  * @spi: SPI device handle
106  * @regmap: Register map of the device
107  * @fields: Register fields of the device
108  * @regulator: Pointer to the regulator for the IC
109  * @trig: IIO trigger for this device
110  * @irq: ADC_RDY line interrupt number
111  */
112 struct afe4403_data {
113         struct device *dev;
114         struct spi_device *spi;
115         struct regmap *regmap;
116         struct regmap_field *fields[F_MAX_FIELDS];
117         struct regulator *regulator;
118         struct iio_trigger *trig;
119         int irq;
120 };
121
122 enum afe4403_chan_id {
123         LED2 = 1,
124         ALED2,
125         LED1,
126         ALED1,
127         LED2_ALED2,
128         LED1_ALED1,
129         ILED1,
130         ILED2,
131 };
132
133 static const unsigned int afe4403_channel_values[] = {
134         [LED2] = AFE440X_LED2VAL,
135         [ALED2] = AFE440X_ALED2VAL,
136         [LED1] = AFE440X_LED1VAL,
137         [ALED1] = AFE440X_ALED1VAL,
138         [LED2_ALED2] = AFE440X_LED2_ALED2VAL,
139         [LED1_ALED1] = AFE440X_LED1_ALED1VAL,
140 };
141
142 static const unsigned int afe4403_channel_leds[] = {
143         [ILED1] = F_ILED1,
144         [ILED2] = F_ILED2,
145 };
146
147 static const struct iio_chan_spec afe4403_channels[] = {
148         /* ADC values */
149         AFE440X_INTENSITY_CHAN(LED2, 0),
150         AFE440X_INTENSITY_CHAN(ALED2, 0),
151         AFE440X_INTENSITY_CHAN(LED1, 0),
152         AFE440X_INTENSITY_CHAN(ALED1, 0),
153         AFE440X_INTENSITY_CHAN(LED2_ALED2, 0),
154         AFE440X_INTENSITY_CHAN(LED1_ALED1, 0),
155         /* LED current */
156         AFE440X_CURRENT_CHAN(ILED1),
157         AFE440X_CURRENT_CHAN(ILED2),
158 };
159
160 static const struct afe440x_val_table afe4403_res_table[] = {
161         { 500000 }, { 250000 }, { 100000 }, { 50000 },
162         { 25000 }, { 10000 }, { 1000000 }, { 0 },
163 };
164 AFE440X_TABLE_ATTR(in_intensity_resistance_available, afe4403_res_table);
165
166 static const struct afe440x_val_table afe4403_cap_table[] = {
167         { 0, 5000 }, { 0, 10000 }, { 0, 20000 }, { 0, 25000 },
168         { 0, 30000 }, { 0, 35000 }, { 0, 45000 }, { 0, 50000 },
169         { 0, 55000 }, { 0, 60000 }, { 0, 70000 }, { 0, 75000 },
170         { 0, 80000 }, { 0, 85000 }, { 0, 95000 }, { 0, 100000 },
171         { 0, 155000 }, { 0, 160000 }, { 0, 170000 }, { 0, 175000 },
172         { 0, 180000 }, { 0, 185000 }, { 0, 195000 }, { 0, 200000 },
173         { 0, 205000 }, { 0, 210000 }, { 0, 220000 }, { 0, 225000 },
174         { 0, 230000 }, { 0, 235000 }, { 0, 245000 }, { 0, 250000 },
175 };
176 AFE440X_TABLE_ATTR(in_intensity_capacitance_available, afe4403_cap_table);
177
178 static ssize_t afe440x_show_register(struct device *dev,
179                                      struct device_attribute *attr,
180                                      char *buf)
181 {
182         struct iio_dev *indio_dev = dev_to_iio_dev(dev);
183         struct afe4403_data *afe = iio_priv(indio_dev);
184         struct afe440x_attr *afe440x_attr = to_afe440x_attr(attr);
185         unsigned int reg_val;
186         int vals[2];
187         int ret;
188
189         ret = regmap_field_read(afe->fields[afe440x_attr->field], &reg_val);
190         if (ret)
191                 return ret;
192
193         if (reg_val >= afe440x_attr->table_size)
194                 return -EINVAL;
195
196         vals[0] = afe440x_attr->val_table[reg_val].integer;
197         vals[1] = afe440x_attr->val_table[reg_val].fract;
198
199         return iio_format_value(buf, IIO_VAL_INT_PLUS_MICRO, 2, vals);
200 }
201
202 static ssize_t afe440x_store_register(struct device *dev,
203                                       struct device_attribute *attr,
204                                       const char *buf, size_t count)
205 {
206         struct iio_dev *indio_dev = dev_to_iio_dev(dev);
207         struct afe4403_data *afe = iio_priv(indio_dev);
208         struct afe440x_attr *afe440x_attr = to_afe440x_attr(attr);
209         int val, integer, fract, ret;
210
211         ret = iio_str_to_fixpoint(buf, 100000, &integer, &fract);
212         if (ret)
213                 return ret;
214
215         for (val = 0; val < afe440x_attr->table_size; val++)
216                 if (afe440x_attr->val_table[val].integer == integer &&
217                     afe440x_attr->val_table[val].fract == fract)
218                         break;
219         if (val == afe440x_attr->table_size)
220                 return -EINVAL;
221
222         ret = regmap_field_write(afe->fields[afe440x_attr->field], val);
223         if (ret)
224                 return ret;
225
226         return count;
227 }
228
229 static AFE440X_ATTR(in_intensity1_resistance, F_RF_LED, afe4403_res_table);
230 static AFE440X_ATTR(in_intensity1_capacitance, F_CF_LED, afe4403_cap_table);
231
232 static AFE440X_ATTR(in_intensity2_resistance, F_RF_LED, afe4403_res_table);
233 static AFE440X_ATTR(in_intensity2_capacitance, F_CF_LED, afe4403_cap_table);
234
235 static AFE440X_ATTR(in_intensity3_resistance, F_RF_LED1, afe4403_res_table);
236 static AFE440X_ATTR(in_intensity3_capacitance, F_CF_LED1, afe4403_cap_table);
237
238 static AFE440X_ATTR(in_intensity4_resistance, F_RF_LED1, afe4403_res_table);
239 static AFE440X_ATTR(in_intensity4_capacitance, F_CF_LED1, afe4403_cap_table);
240
241 static struct attribute *afe440x_attributes[] = {
242         &dev_attr_in_intensity_resistance_available.attr,
243         &dev_attr_in_intensity_capacitance_available.attr,
244         &afe440x_attr_in_intensity1_resistance.dev_attr.attr,
245         &afe440x_attr_in_intensity1_capacitance.dev_attr.attr,
246         &afe440x_attr_in_intensity2_resistance.dev_attr.attr,
247         &afe440x_attr_in_intensity2_capacitance.dev_attr.attr,
248         &afe440x_attr_in_intensity3_resistance.dev_attr.attr,
249         &afe440x_attr_in_intensity3_capacitance.dev_attr.attr,
250         &afe440x_attr_in_intensity4_resistance.dev_attr.attr,
251         &afe440x_attr_in_intensity4_capacitance.dev_attr.attr,
252         NULL
253 };
254
255 static const struct attribute_group afe440x_attribute_group = {
256         .attrs = afe440x_attributes
257 };
258
259 static int afe4403_read(struct afe4403_data *afe, unsigned int reg, u32 *val)
260 {
261         u8 tx[4] = {AFE440X_CONTROL0, 0x0, 0x0, AFE440X_CONTROL0_READ};
262         u8 rx[3];
263         int ret;
264
265         /* Enable reading from the device */
266         ret = spi_write_then_read(afe->spi, tx, 4, NULL, 0);
267         if (ret)
268                 return ret;
269
270         ret = spi_write_then_read(afe->spi, &reg, 1, rx, 3);
271         if (ret)
272                 return ret;
273
274         *val = (rx[0] << 16) |
275                 (rx[1] << 8) |
276                 (rx[2]);
277
278         /* Disable reading from the device */
279         tx[3] = AFE440X_CONTROL0_WRITE;
280         ret = spi_write_then_read(afe->spi, tx, 4, NULL, 0);
281         if (ret)
282                 return ret;
283
284         return 0;
285 }
286
287 static int afe4403_read_raw(struct iio_dev *indio_dev,
288                             struct iio_chan_spec const *chan,
289                             int *val, int *val2, long mask)
290 {
291         struct afe4403_data *afe = iio_priv(indio_dev);
292         unsigned int reg = afe4403_channel_values[chan->address];
293         unsigned int field = afe4403_channel_leds[chan->address];
294         int ret;
295
296         switch (chan->type) {
297         case IIO_INTENSITY:
298                 switch (mask) {
299                 case IIO_CHAN_INFO_RAW:
300                         ret = afe4403_read(afe, reg, val);
301                         if (ret)
302                                 return ret;
303                         return IIO_VAL_INT;
304                 }
305                 break;
306         case IIO_CURRENT:
307                 switch (mask) {
308                 case IIO_CHAN_INFO_RAW:
309                         ret = regmap_field_read(afe->fields[field], val);
310                         if (ret)
311                                 return ret;
312                         return IIO_VAL_INT;
313                 case IIO_CHAN_INFO_SCALE:
314                         *val = 0;
315                         *val2 = 800000;
316                         return IIO_VAL_INT_PLUS_MICRO;
317                 }
318                 break;
319         default:
320                 break;
321         }
322
323         return -EINVAL;
324 }
325
326 static int afe4403_write_raw(struct iio_dev *indio_dev,
327                              struct iio_chan_spec const *chan,
328                              int val, int val2, long mask)
329 {
330         struct afe4403_data *afe = iio_priv(indio_dev);
331         unsigned int field = afe4403_channel_leds[chan->address];
332
333         switch (chan->type) {
334         case IIO_CURRENT:
335                 switch (mask) {
336                 case IIO_CHAN_INFO_RAW:
337                         return regmap_field_write(afe->fields[field], val);
338                 }
339                 break;
340         default:
341                 break;
342         }
343
344         return -EINVAL;
345 }
346
347 static const struct iio_info afe4403_iio_info = {
348         .attrs = &afe440x_attribute_group,
349         .read_raw = afe4403_read_raw,
350         .write_raw = afe4403_write_raw,
351         .driver_module = THIS_MODULE,
352 };
353
354 static irqreturn_t afe4403_trigger_handler(int irq, void *private)
355 {
356         struct iio_poll_func *pf = private;
357         struct iio_dev *indio_dev = pf->indio_dev;
358         struct afe4403_data *afe = iio_priv(indio_dev);
359         int ret, bit, i = 0;
360         s32 buffer[8];
361         u8 tx[4] = {AFE440X_CONTROL0, 0x0, 0x0, AFE440X_CONTROL0_READ};
362         u8 rx[3];
363
364         /* Enable reading from the device */
365         ret = spi_write_then_read(afe->spi, tx, 4, NULL, 0);
366         if (ret)
367                 goto err;
368
369         for_each_set_bit(bit, indio_dev->active_scan_mask,
370                          indio_dev->masklength) {
371                 ret = spi_write_then_read(afe->spi,
372                                           &afe4403_channel_values[bit], 1,
373                                           rx, 3);
374                 if (ret)
375                         goto err;
376
377                 buffer[i++] = (rx[0] << 16) |
378                                 (rx[1] << 8) |
379                                 (rx[2]);
380         }
381
382         /* Disable reading from the device */
383         tx[3] = AFE440X_CONTROL0_WRITE;
384         ret = spi_write_then_read(afe->spi, tx, 4, NULL, 0);
385         if (ret)
386                 goto err;
387
388         iio_push_to_buffers_with_timestamp(indio_dev, buffer, pf->timestamp);
389 err:
390         iio_trigger_notify_done(indio_dev->trig);
391
392         return IRQ_HANDLED;
393 }
394
395 static const struct iio_trigger_ops afe4403_trigger_ops = {
396         .owner = THIS_MODULE,
397 };
398
399 #define AFE4403_TIMING_PAIRS                    \
400         { AFE440X_LED2STC,      0x000050 },     \
401         { AFE440X_LED2ENDC,     0x0003e7 },     \
402         { AFE440X_LED1LEDSTC,   0x0007d0 },     \
403         { AFE440X_LED1LEDENDC,  0x000bb7 },     \
404         { AFE440X_ALED2STC,     0x000438 },     \
405         { AFE440X_ALED2ENDC,    0x0007cf },     \
406         { AFE440X_LED1STC,      0x000820 },     \
407         { AFE440X_LED1ENDC,     0x000bb7 },     \
408         { AFE440X_LED2LEDSTC,   0x000000 },     \
409         { AFE440X_LED2LEDENDC,  0x0003e7 },     \
410         { AFE440X_ALED1STC,     0x000c08 },     \
411         { AFE440X_ALED1ENDC,    0x000f9f },     \
412         { AFE440X_LED2CONVST,   0x0003ef },     \
413         { AFE440X_LED2CONVEND,  0x0007cf },     \
414         { AFE440X_ALED2CONVST,  0x0007d7 },     \
415         { AFE440X_ALED2CONVEND, 0x000bb7 },     \
416         { AFE440X_LED1CONVST,   0x000bbf },     \
417         { AFE440X_LED1CONVEND,  0x009c3f },     \
418         { AFE440X_ALED1CONVST,  0x000fa7 },     \
419         { AFE440X_ALED1CONVEND, 0x001387 },     \
420         { AFE440X_ADCRSTSTCT0,  0x0003e8 },     \
421         { AFE440X_ADCRSTENDCT0, 0x0003eb },     \
422         { AFE440X_ADCRSTSTCT1,  0x0007d0 },     \
423         { AFE440X_ADCRSTENDCT1, 0x0007d3 },     \
424         { AFE440X_ADCRSTSTCT2,  0x000bb8 },     \
425         { AFE440X_ADCRSTENDCT2, 0x000bbb },     \
426         { AFE440X_ADCRSTSTCT3,  0x000fa0 },     \
427         { AFE440X_ADCRSTENDCT3, 0x000fa3 },     \
428         { AFE440X_PRPCOUNT,     0x009c3f },     \
429         { AFE440X_PDNCYCLESTC,  0x001518 },     \
430         { AFE440X_PDNCYCLEENDC, 0x00991f }
431
432 static const struct reg_sequence afe4403_reg_sequences[] = {
433         AFE4403_TIMING_PAIRS,
434         { AFE440X_CONTROL1, AFE440X_CONTROL1_TIMEREN },
435         { AFE4403_TIAGAIN, AFE440X_TIAGAIN_ENSEPGAIN },
436 };
437
438 static const struct regmap_range afe4403_yes_ranges[] = {
439         regmap_reg_range(AFE440X_LED2VAL, AFE440X_LED1_ALED1VAL),
440 };
441
442 static const struct regmap_access_table afe4403_volatile_table = {
443         .yes_ranges = afe4403_yes_ranges,
444         .n_yes_ranges = ARRAY_SIZE(afe4403_yes_ranges),
445 };
446
447 static const struct regmap_config afe4403_regmap_config = {
448         .reg_bits = 8,
449         .val_bits = 24,
450
451         .max_register = AFE440X_PDNCYCLEENDC,
452         .cache_type = REGCACHE_RBTREE,
453         .volatile_table = &afe4403_volatile_table,
454 };
455
456 static const struct of_device_id afe4403_of_match[] = {
457         { .compatible = "ti,afe4403", },
458         { /* sentinel */ }
459 };
460 MODULE_DEVICE_TABLE(of, afe4403_of_match);
461
462 static int __maybe_unused afe4403_suspend(struct device *dev)
463 {
464         struct iio_dev *indio_dev = dev_to_iio_dev(dev);
465         struct afe4403_data *afe = iio_priv(indio_dev);
466         int ret;
467
468         ret = regmap_update_bits(afe->regmap, AFE440X_CONTROL2,
469                                  AFE440X_CONTROL2_PDN_AFE,
470                                  AFE440X_CONTROL2_PDN_AFE);
471         if (ret)
472                 return ret;
473
474         ret = regulator_disable(afe->regulator);
475         if (ret) {
476                 dev_err(dev, "Unable to disable regulator\n");
477                 return ret;
478         }
479
480         return 0;
481 }
482
483 static int __maybe_unused afe4403_resume(struct device *dev)
484 {
485         struct iio_dev *indio_dev = dev_to_iio_dev(dev);
486         struct afe4403_data *afe = iio_priv(indio_dev);
487         int ret;
488
489         ret = regulator_enable(afe->regulator);
490         if (ret) {
491                 dev_err(dev, "Unable to enable regulator\n");
492                 return ret;
493         }
494
495         ret = regmap_update_bits(afe->regmap, AFE440X_CONTROL2,
496                                  AFE440X_CONTROL2_PDN_AFE, 0);
497         if (ret)
498                 return ret;
499
500         return 0;
501 }
502
503 static SIMPLE_DEV_PM_OPS(afe4403_pm_ops, afe4403_suspend, afe4403_resume);
504
505 static int afe4403_probe(struct spi_device *spi)
506 {
507         struct iio_dev *indio_dev;
508         struct afe4403_data *afe;
509         int i, ret;
510
511         indio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*afe));
512         if (!indio_dev)
513                 return -ENOMEM;
514
515         afe = iio_priv(indio_dev);
516         spi_set_drvdata(spi, indio_dev);
517
518         afe->dev = &spi->dev;
519         afe->spi = spi;
520         afe->irq = spi->irq;
521
522         afe->regmap = devm_regmap_init_spi(spi, &afe4403_regmap_config);
523         if (IS_ERR(afe->regmap)) {
524                 dev_err(afe->dev, "Unable to allocate register map\n");
525                 return PTR_ERR(afe->regmap);
526         }
527
528         for (i = 0; i < F_MAX_FIELDS; i++) {
529                 afe->fields[i] = devm_regmap_field_alloc(afe->dev, afe->regmap,
530                                                          afe4403_reg_fields[i]);
531                 if (IS_ERR(afe->fields[i])) {
532                         dev_err(afe->dev, "Unable to allocate regmap fields\n");
533                         return PTR_ERR(afe->fields[i]);
534                 }
535         }
536
537         afe->regulator = devm_regulator_get(afe->dev, "tx_sup");
538         if (IS_ERR(afe->regulator)) {
539                 dev_err(afe->dev, "Unable to get regulator\n");
540                 return PTR_ERR(afe->regulator);
541         }
542         ret = regulator_enable(afe->regulator);
543         if (ret) {
544                 dev_err(afe->dev, "Unable to enable regulator\n");
545                 return ret;
546         }
547
548         ret = regmap_write(afe->regmap, AFE440X_CONTROL0,
549                            AFE440X_CONTROL0_SW_RESET);
550         if (ret) {
551                 dev_err(afe->dev, "Unable to reset device\n");
552                 goto err_disable_reg;
553         }
554
555         ret = regmap_multi_reg_write(afe->regmap, afe4403_reg_sequences,
556                                      ARRAY_SIZE(afe4403_reg_sequences));
557         if (ret) {
558                 dev_err(afe->dev, "Unable to set register defaults\n");
559                 goto err_disable_reg;
560         }
561
562         indio_dev->modes = INDIO_DIRECT_MODE;
563         indio_dev->dev.parent = afe->dev;
564         indio_dev->channels = afe4403_channels;
565         indio_dev->num_channels = ARRAY_SIZE(afe4403_channels);
566         indio_dev->name = AFE4403_DRIVER_NAME;
567         indio_dev->info = &afe4403_iio_info;
568
569         if (afe->irq > 0) {
570                 afe->trig = devm_iio_trigger_alloc(afe->dev,
571                                                    "%s-dev%d",
572                                                    indio_dev->name,
573                                                    indio_dev->id);
574                 if (!afe->trig) {
575                         dev_err(afe->dev, "Unable to allocate IIO trigger\n");
576                         ret = -ENOMEM;
577                         goto err_disable_reg;
578                 }
579
580                 iio_trigger_set_drvdata(afe->trig, indio_dev);
581
582                 afe->trig->ops = &afe4403_trigger_ops;
583                 afe->trig->dev.parent = afe->dev;
584
585                 ret = iio_trigger_register(afe->trig);
586                 if (ret) {
587                         dev_err(afe->dev, "Unable to register IIO trigger\n");
588                         goto err_disable_reg;
589                 }
590
591                 ret = devm_request_threaded_irq(afe->dev, afe->irq,
592                                                 iio_trigger_generic_data_rdy_poll,
593                                                 NULL, IRQF_ONESHOT,
594                                                 AFE4403_DRIVER_NAME,
595                                                 afe->trig);
596                 if (ret) {
597                         dev_err(afe->dev, "Unable to request IRQ\n");
598                         goto err_trig;
599                 }
600         }
601
602         ret = iio_triggered_buffer_setup(indio_dev, &iio_pollfunc_store_time,
603                                          afe4403_trigger_handler, NULL);
604         if (ret) {
605                 dev_err(afe->dev, "Unable to setup buffer\n");
606                 goto err_trig;
607         }
608
609         ret = iio_device_register(indio_dev);
610         if (ret) {
611                 dev_err(afe->dev, "Unable to register IIO device\n");
612                 goto err_buff;
613         }
614
615         return 0;
616
617 err_buff:
618         iio_triggered_buffer_cleanup(indio_dev);
619 err_trig:
620         if (afe->irq > 0)
621                 iio_trigger_unregister(afe->trig);
622 err_disable_reg:
623         regulator_disable(afe->regulator);
624
625         return ret;
626 }
627
628 static int afe4403_remove(struct spi_device *spi)
629 {
630         struct iio_dev *indio_dev = spi_get_drvdata(spi);
631         struct afe4403_data *afe = iio_priv(indio_dev);
632         int ret;
633
634         iio_device_unregister(indio_dev);
635
636         iio_triggered_buffer_cleanup(indio_dev);
637
638         if (afe->irq > 0)
639                 iio_trigger_unregister(afe->trig);
640
641         ret = regulator_disable(afe->regulator);
642         if (ret) {
643                 dev_err(afe->dev, "Unable to disable regulator\n");
644                 return ret;
645         }
646
647         return 0;
648 }
649
650 static const struct spi_device_id afe4403_ids[] = {
651         { "afe4403", 0 },
652         { /* sentinel */ }
653 };
654 MODULE_DEVICE_TABLE(spi, afe4403_ids);
655
656 static struct spi_driver afe4403_spi_driver = {
657         .driver = {
658                 .name = AFE4403_DRIVER_NAME,
659                 .of_match_table = afe4403_of_match,
660                 .pm = &afe4403_pm_ops,
661         },
662         .probe = afe4403_probe,
663         .remove = afe4403_remove,
664         .id_table = afe4403_ids,
665 };
666 module_spi_driver(afe4403_spi_driver);
667
668 MODULE_AUTHOR("Andrew F. Davis <afd@ti.com>");
669 MODULE_DESCRIPTION("TI AFE4403 Heart Rate Monitor and Pulse Oximeter AFE");
670 MODULE_LICENSE("GPL v2");