3 int ql_unpause_mpi_risc(struct ql_adapter *qdev)
7 /* Un-pause the RISC */
8 tmp = ql_read32(qdev, CSR);
12 ql_write32(qdev, CSR, CSR_CMD_CLR_PAUSE);
16 int ql_pause_mpi_risc(struct ql_adapter *qdev)
19 int count = UDELAY_COUNT;
22 ql_write32(qdev, CSR, CSR_CMD_SET_PAUSE);
24 tmp = ql_read32(qdev, CSR);
30 return (count == 0) ? -ETIMEDOUT : 0;
33 int ql_hard_reset_mpi_risc(struct ql_adapter *qdev)
36 int count = UDELAY_COUNT;
39 ql_write32(qdev, CSR, CSR_CMD_SET_RST);
41 tmp = ql_read32(qdev, CSR);
43 ql_write32(qdev, CSR, CSR_CMD_CLR_RST);
49 return (count == 0) ? -ETIMEDOUT : 0;
52 int ql_read_mpi_reg(struct ql_adapter *qdev, u32 reg, u32 *data)
55 /* wait for reg to come ready */
56 status = ql_wait_reg_rdy(qdev, PROC_ADDR, PROC_ADDR_RDY, PROC_ADDR_ERR);
59 /* set up for reg read */
60 ql_write32(qdev, PROC_ADDR, reg | PROC_ADDR_R);
61 /* wait for reg to come ready */
62 status = ql_wait_reg_rdy(qdev, PROC_ADDR, PROC_ADDR_RDY, PROC_ADDR_ERR);
66 *data = ql_read32(qdev, PROC_DATA);
71 int ql_write_mpi_reg(struct ql_adapter *qdev, u32 reg, u32 data)
74 /* wait for reg to come ready */
75 status = ql_wait_reg_rdy(qdev, PROC_ADDR, PROC_ADDR_RDY, PROC_ADDR_ERR);
78 /* write the data to the data reg */
79 ql_write32(qdev, PROC_DATA, data);
80 /* trigger the write */
81 ql_write32(qdev, PROC_ADDR, reg);
82 /* wait for reg to come ready */
83 status = ql_wait_reg_rdy(qdev, PROC_ADDR, PROC_ADDR_RDY, PROC_ADDR_ERR);
90 static int ql_soft_reset_mpi_risc(struct ql_adapter *qdev)
93 status = ql_write_mpi_reg(qdev, 0x00001010, 1);
97 /* Determine if we are in charge of the firwmare. If
98 * we are the lower of the 2 NIC pcie functions, or if
99 * we are the higher function and the lower function
102 int ql_own_firmware(struct ql_adapter *qdev)
106 /* If we are the lower of the 2 NIC functions
107 * on the chip the we are responsible for
108 * core dump and firmware reset after an error.
110 if (qdev->func < qdev->alt_func)
113 /* If we are the higher of the 2 NIC functions
114 * on the chip and the lower function is not
115 * enabled, then we are responsible for
116 * core dump and firmware reset after an error.
118 temp = ql_read32(qdev, STS);
119 if (!(temp & (1 << (8 + qdev->alt_func))))
126 static int ql_get_mb_sts(struct ql_adapter *qdev, struct mbox_params *mbcp)
130 status = ql_sem_spinlock(qdev, SEM_PROC_REG_MASK);
133 for (i = 0; i < mbcp->out_count; i++) {
135 ql_read_mpi_reg(qdev, qdev->mailbox_out + i,
138 netif_err(qdev, drv, qdev->ndev, "Failed mailbox read.\n");
142 ql_sem_unlock(qdev, SEM_PROC_REG_MASK); /* does flush too */
146 /* Wait for a single mailbox command to complete.
147 * Returns zero on success.
149 static int ql_wait_mbx_cmd_cmplt(struct ql_adapter *qdev)
155 value = ql_read32(qdev, STS);
158 mdelay(UDELAY_DELAY); /* 100ms */
163 /* Execute a single mailbox command.
164 * Caller must hold PROC_ADDR semaphore.
166 static int ql_exec_mb_cmd(struct ql_adapter *qdev, struct mbox_params *mbcp)
171 * Make sure there's nothing pending.
172 * This shouldn't happen.
174 if (ql_read32(qdev, CSR) & CSR_HRI)
177 status = ql_sem_spinlock(qdev, SEM_PROC_REG_MASK);
182 * Fill the outbound mailboxes.
184 for (i = 0; i < mbcp->in_count; i++) {
185 status = ql_write_mpi_reg(qdev, qdev->mailbox_in + i,
191 * Wake up the MPI firmware.
193 ql_write32(qdev, CSR, CSR_CMD_SET_H2R_INT);
195 ql_sem_unlock(qdev, SEM_PROC_REG_MASK);
199 /* We are being asked by firmware to accept
200 * a change to the port. This is only
201 * a change to max frame sizes (Tx/Rx), pause
202 * parameters, or loopback mode. We wake up a worker
203 * to handler processing this since a mailbox command
204 * will need to be sent to ACK the request.
206 static int ql_idc_req_aen(struct ql_adapter *qdev)
209 struct mbox_params *mbcp = &qdev->idc_mbc;
211 netif_err(qdev, drv, qdev->ndev, "Enter!\n");
212 /* Get the status data and start up a thread to
213 * handle the request.
215 mbcp = &qdev->idc_mbc;
217 status = ql_get_mb_sts(qdev, mbcp);
219 netif_err(qdev, drv, qdev->ndev,
220 "Could not read MPI, resetting ASIC!\n");
221 ql_queue_asic_error(qdev);
223 /* Begin polled mode early so
224 * we don't get another interrupt
225 * when we leave mpi_worker.
227 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16));
228 queue_delayed_work(qdev->workqueue, &qdev->mpi_idc_work, 0);
233 /* Process an inter-device event completion.
234 * If good, signal the caller's completion.
236 static int ql_idc_cmplt_aen(struct ql_adapter *qdev)
239 struct mbox_params *mbcp = &qdev->idc_mbc;
241 status = ql_get_mb_sts(qdev, mbcp);
243 netif_err(qdev, drv, qdev->ndev,
244 "Could not read MPI, resetting RISC!\n");
245 ql_queue_fw_error(qdev);
247 /* Wake up the sleeping mpi_idc_work thread that is
248 * waiting for this event.
250 complete(&qdev->ide_completion);
255 static void ql_link_up(struct ql_adapter *qdev, struct mbox_params *mbcp)
260 status = ql_get_mb_sts(qdev, mbcp);
262 netif_err(qdev, drv, qdev->ndev,
263 "%s: Could not get mailbox status.\n", __func__);
267 qdev->link_status = mbcp->mbox_out[1];
268 netif_err(qdev, drv, qdev->ndev, "Link Up.\n");
270 /* If we're coming back from an IDC event
271 * then set up the CAM and frame routing.
273 if (test_bit(QL_CAM_RT_SET, &qdev->flags)) {
274 status = ql_cam_route_initialize(qdev);
276 netif_err(qdev, ifup, qdev->ndev,
277 "Failed to init CAM/Routing tables.\n");
280 clear_bit(QL_CAM_RT_SET, &qdev->flags);
283 /* Queue up a worker to check the frame
284 * size information, and fix it if it's not
287 if (!test_bit(QL_PORT_CFG, &qdev->flags)) {
288 netif_err(qdev, drv, qdev->ndev, "Queue Port Config Worker!\n");
289 set_bit(QL_PORT_CFG, &qdev->flags);
290 /* Begin polled mode early so
291 * we don't get another interrupt
292 * when we leave mpi_worker dpc.
294 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16));
295 queue_delayed_work(qdev->workqueue,
296 &qdev->mpi_port_cfg_work, 0);
302 static void ql_link_down(struct ql_adapter *qdev, struct mbox_params *mbcp)
308 status = ql_get_mb_sts(qdev, mbcp);
310 netif_err(qdev, drv, qdev->ndev, "Link down AEN broken!\n");
315 static int ql_sfp_in(struct ql_adapter *qdev, struct mbox_params *mbcp)
321 status = ql_get_mb_sts(qdev, mbcp);
323 netif_err(qdev, drv, qdev->ndev, "SFP in AEN broken!\n");
325 netif_err(qdev, drv, qdev->ndev, "SFP insertion detected.\n");
330 static int ql_sfp_out(struct ql_adapter *qdev, struct mbox_params *mbcp)
336 status = ql_get_mb_sts(qdev, mbcp);
338 netif_err(qdev, drv, qdev->ndev, "SFP out AEN broken!\n");
340 netif_err(qdev, drv, qdev->ndev, "SFP removal detected.\n");
345 static int ql_aen_lost(struct ql_adapter *qdev, struct mbox_params *mbcp)
351 status = ql_get_mb_sts(qdev, mbcp);
353 netif_err(qdev, drv, qdev->ndev, "Lost AEN broken!\n");
356 netif_err(qdev, drv, qdev->ndev, "Lost AEN detected.\n");
357 for (i = 0; i < mbcp->out_count; i++)
358 netif_err(qdev, drv, qdev->ndev, "mbox_out[%d] = 0x%.08x.\n",
359 i, mbcp->mbox_out[i]);
366 static void ql_init_fw_done(struct ql_adapter *qdev, struct mbox_params *mbcp)
372 status = ql_get_mb_sts(qdev, mbcp);
374 netif_err(qdev, drv, qdev->ndev, "Firmware did not initialize!\n");
376 netif_err(qdev, drv, qdev->ndev, "Firmware Revision = 0x%.08x.\n",
378 qdev->fw_rev_id = mbcp->mbox_out[1];
379 status = ql_cam_route_initialize(qdev);
381 netif_err(qdev, ifup, qdev->ndev,
382 "Failed to init CAM/Routing tables.\n");
386 /* Process an async event and clear it unless it's an
388 * This can get called iteratively from the mpi_work thread
389 * when events arrive via an interrupt.
390 * It also gets called when a mailbox command is polling for
391 * it's completion. */
392 static int ql_mpi_handler(struct ql_adapter *qdev, struct mbox_params *mbcp)
395 int orig_count = mbcp->out_count;
397 /* Just get mailbox zero for now. */
399 status = ql_get_mb_sts(qdev, mbcp);
401 netif_err(qdev, drv, qdev->ndev,
402 "Could not read MPI, resetting ASIC!\n");
403 ql_queue_asic_error(qdev);
407 switch (mbcp->mbox_out[0]) {
409 /* This case is only active when we arrive here
410 * as a result of issuing a mailbox command to
413 case MB_CMD_STS_INTRMDT:
414 case MB_CMD_STS_GOOD:
415 case MB_CMD_STS_INVLD_CMD:
416 case MB_CMD_STS_XFC_ERR:
417 case MB_CMD_STS_CSUM_ERR:
419 case MB_CMD_STS_PARAM_ERR:
420 /* We can only get mailbox status if we're polling from an
421 * unfinished command. Get the rest of the status data and
422 * return back to the caller.
423 * We only end up here when we're polling for a mailbox
424 * command completion.
426 mbcp->out_count = orig_count;
427 status = ql_get_mb_sts(qdev, mbcp);
430 /* We are being asked by firmware to accept
431 * a change to the port. This is only
432 * a change to max frame sizes (Tx/Rx), pause
433 * parameters, or loopback mode.
436 status = ql_idc_req_aen(qdev);
439 /* Process and inbound IDC event.
440 * This will happen when we're trying to
441 * change tx/rx max frame size, change pause
442 * parameters or loopback mode.
446 status = ql_idc_cmplt_aen(qdev);
450 ql_link_up(qdev, mbcp);
454 ql_link_down(qdev, mbcp);
457 case AEN_FW_INIT_DONE:
458 /* If we're in process on executing the firmware,
459 * then convert the status to normal mailbox status.
461 if (mbcp->mbox_in[0] == MB_CMD_EX_FW) {
462 mbcp->out_count = orig_count;
463 status = ql_get_mb_sts(qdev, mbcp);
464 mbcp->mbox_out[0] = MB_CMD_STS_GOOD;
467 ql_init_fw_done(qdev, mbcp);
471 ql_sfp_in(qdev, mbcp);
474 case AEN_AEN_SFP_OUT:
475 ql_sfp_out(qdev, mbcp);
478 /* This event can arrive at boot time or after an
479 * MPI reset if the firmware failed to initialize.
481 case AEN_FW_INIT_FAIL:
482 /* If we're in process on executing the firmware,
483 * then convert the status to normal mailbox status.
485 if (mbcp->mbox_in[0] == MB_CMD_EX_FW) {
486 mbcp->out_count = orig_count;
487 status = ql_get_mb_sts(qdev, mbcp);
488 mbcp->mbox_out[0] = MB_CMD_STS_ERR;
491 netif_err(qdev, drv, qdev->ndev,
492 "Firmware initialization failed.\n");
494 ql_queue_fw_error(qdev);
498 netif_err(qdev, drv, qdev->ndev, "System Error.\n");
499 ql_queue_fw_error(qdev);
504 ql_aen_lost(qdev, mbcp);
508 /* Need to support AEN 8110 */
511 netif_err(qdev, drv, qdev->ndev,
512 "Unsupported AE %.08x.\n", mbcp->mbox_out[0]);
513 /* Clear the MPI firmware status. */
516 ql_write32(qdev, CSR, CSR_CMD_CLR_R2PCI_INT);
517 /* Restore the original mailbox count to
518 * what the caller asked for. This can get
519 * changed when a mailbox command is waiting
520 * for a response and an AEN arrives and
523 mbcp->out_count = orig_count;
527 /* Execute a single mailbox command.
528 * mbcp is a pointer to an array of u32. Each
529 * element in the array contains the value for it's
530 * respective mailbox register.
532 static int ql_mailbox_command(struct ql_adapter *qdev, struct mbox_params *mbcp)
537 mutex_lock(&qdev->mpi_mutex);
539 /* Begin polled mode for MPI */
540 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16));
542 /* Load the mailbox registers and wake up MPI RISC. */
543 status = ql_exec_mb_cmd(qdev, mbcp);
548 /* If we're generating a system error, then there's nothing
551 if (mbcp->mbox_in[0] == MB_CMD_MAKE_SYS_ERR)
554 /* Wait for the command to complete. We loop
555 * here because some AEN might arrive while
556 * we're waiting for the mailbox command to
557 * complete. If more than 5 seconds expire we can
558 * assume something is wrong. */
559 count = jiffies + HZ * MAILBOX_TIMEOUT;
561 /* Wait for the interrupt to come in. */
562 status = ql_wait_mbx_cmd_cmplt(qdev);
566 /* Process the event. If it's an AEN, it
567 * will be handled in-line or a worker
568 * will be spawned. If it's our completion
569 * we will catch it below.
571 status = ql_mpi_handler(qdev, mbcp);
575 /* It's either the completion for our mailbox
576 * command complete or an AEN. If it's our
577 * completion then get out.
579 if (((mbcp->mbox_out[0] & 0x0000f000) ==
581 ((mbcp->mbox_out[0] & 0x0000f000) ==
584 } while (time_before(jiffies, count));
586 netif_err(qdev, drv, qdev->ndev,
587 "Timed out waiting for mailbox complete.\n");
593 /* Now we can clear the interrupt condition
594 * and look at our status.
596 ql_write32(qdev, CSR, CSR_CMD_CLR_R2PCI_INT);
598 if (((mbcp->mbox_out[0] & 0x0000f000) !=
600 ((mbcp->mbox_out[0] & 0x0000f000) !=
601 MB_CMD_STS_INTRMDT)) {
605 /* End polled mode for MPI */
606 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16) | INTR_MASK_PI);
607 mutex_unlock(&qdev->mpi_mutex);
611 /* Get MPI firmware version. This will be used for
612 * driver banner and for ethtool info.
613 * Returns zero on success.
615 int ql_mb_about_fw(struct ql_adapter *qdev)
617 struct mbox_params mbc;
618 struct mbox_params *mbcp = &mbc;
621 memset(mbcp, 0, sizeof(struct mbox_params));
626 mbcp->mbox_in[0] = MB_CMD_ABOUT_FW;
628 status = ql_mailbox_command(qdev, mbcp);
632 if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
633 netif_err(qdev, drv, qdev->ndev,
634 "Failed about firmware command\n");
638 /* Store the firmware version */
639 qdev->fw_rev_id = mbcp->mbox_out[1];
644 /* Get functional state for MPI firmware.
645 * Returns zero on success.
647 int ql_mb_get_fw_state(struct ql_adapter *qdev)
649 struct mbox_params mbc;
650 struct mbox_params *mbcp = &mbc;
653 memset(mbcp, 0, sizeof(struct mbox_params));
658 mbcp->mbox_in[0] = MB_CMD_GET_FW_STATE;
660 status = ql_mailbox_command(qdev, mbcp);
664 if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
665 netif_err(qdev, drv, qdev->ndev,
666 "Failed Get Firmware State.\n");
670 /* If bit zero is set in mbx 1 then the firmware is
671 * running, but not initialized. This should never
674 if (mbcp->mbox_out[1] & 1) {
675 netif_err(qdev, drv, qdev->ndev,
676 "Firmware waiting for initialization.\n");
683 /* Send and ACK mailbox command to the firmware to
684 * let it continue with the change.
686 static int ql_mb_idc_ack(struct ql_adapter *qdev)
688 struct mbox_params mbc;
689 struct mbox_params *mbcp = &mbc;
692 memset(mbcp, 0, sizeof(struct mbox_params));
697 mbcp->mbox_in[0] = MB_CMD_IDC_ACK;
698 mbcp->mbox_in[1] = qdev->idc_mbc.mbox_out[1];
699 mbcp->mbox_in[2] = qdev->idc_mbc.mbox_out[2];
700 mbcp->mbox_in[3] = qdev->idc_mbc.mbox_out[3];
701 mbcp->mbox_in[4] = qdev->idc_mbc.mbox_out[4];
703 status = ql_mailbox_command(qdev, mbcp);
707 if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
708 netif_err(qdev, drv, qdev->ndev, "Failed IDC ACK send.\n");
714 /* Get link settings and maximum frame size settings
715 * for the current port.
716 * Most likely will block.
718 int ql_mb_set_port_cfg(struct ql_adapter *qdev)
720 struct mbox_params mbc;
721 struct mbox_params *mbcp = &mbc;
724 memset(mbcp, 0, sizeof(struct mbox_params));
729 mbcp->mbox_in[0] = MB_CMD_SET_PORT_CFG;
730 mbcp->mbox_in[1] = qdev->link_config;
731 mbcp->mbox_in[2] = qdev->max_frame_size;
734 status = ql_mailbox_command(qdev, mbcp);
738 if (mbcp->mbox_out[0] == MB_CMD_STS_INTRMDT) {
739 netif_err(qdev, drv, qdev->ndev,
740 "Port Config sent, wait for IDC.\n");
741 } else if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
742 netif_err(qdev, drv, qdev->ndev,
743 "Failed Set Port Configuration.\n");
749 static int ql_mb_dump_ram(struct ql_adapter *qdev, u64 req_dma, u32 addr,
753 struct mbox_params mbc;
754 struct mbox_params *mbcp = &mbc;
756 memset(mbcp, 0, sizeof(struct mbox_params));
761 mbcp->mbox_in[0] = MB_CMD_DUMP_RISC_RAM;
762 mbcp->mbox_in[1] = LSW(addr);
763 mbcp->mbox_in[2] = MSW(req_dma);
764 mbcp->mbox_in[3] = LSW(req_dma);
765 mbcp->mbox_in[4] = MSW(size);
766 mbcp->mbox_in[5] = LSW(size);
767 mbcp->mbox_in[6] = MSW(MSD(req_dma));
768 mbcp->mbox_in[7] = LSW(MSD(req_dma));
769 mbcp->mbox_in[8] = MSW(addr);
772 status = ql_mailbox_command(qdev, mbcp);
776 if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
777 netif_err(qdev, drv, qdev->ndev, "Failed to dump risc RAM.\n");
783 /* Issue a mailbox command to dump RISC RAM. */
784 int ql_dump_risc_ram_area(struct ql_adapter *qdev, void *buf,
785 u32 ram_addr, int word_count)
791 my_buf = pci_alloc_consistent(qdev->pdev, word_count * sizeof(u32),
796 status = ql_mb_dump_ram(qdev, buf_dma, ram_addr, word_count);
798 memcpy(buf, my_buf, word_count * sizeof(u32));
800 pci_free_consistent(qdev->pdev, word_count * sizeof(u32), my_buf,
805 /* Get link settings and maximum frame size settings
806 * for the current port.
807 * Most likely will block.
809 int ql_mb_get_port_cfg(struct ql_adapter *qdev)
811 struct mbox_params mbc;
812 struct mbox_params *mbcp = &mbc;
815 memset(mbcp, 0, sizeof(struct mbox_params));
820 mbcp->mbox_in[0] = MB_CMD_GET_PORT_CFG;
822 status = ql_mailbox_command(qdev, mbcp);
826 if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
827 netif_err(qdev, drv, qdev->ndev,
828 "Failed Get Port Configuration.\n");
831 netif_printk(qdev, drv, KERN_DEBUG, qdev->ndev,
832 "Passed Get Port Configuration.\n");
833 qdev->link_config = mbcp->mbox_out[1];
834 qdev->max_frame_size = mbcp->mbox_out[2];
839 int ql_mb_wol_mode(struct ql_adapter *qdev, u32 wol)
841 struct mbox_params mbc;
842 struct mbox_params *mbcp = &mbc;
845 memset(mbcp, 0, sizeof(struct mbox_params));
850 mbcp->mbox_in[0] = MB_CMD_SET_WOL_MODE;
851 mbcp->mbox_in[1] = wol;
854 status = ql_mailbox_command(qdev, mbcp);
858 if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
859 netif_err(qdev, drv, qdev->ndev, "Failed to set WOL mode.\n");
865 int ql_mb_wol_set_magic(struct ql_adapter *qdev, u32 enable_wol)
867 struct mbox_params mbc;
868 struct mbox_params *mbcp = &mbc;
870 u8 *addr = qdev->ndev->dev_addr;
872 memset(mbcp, 0, sizeof(struct mbox_params));
877 mbcp->mbox_in[0] = MB_CMD_SET_WOL_MAGIC;
879 mbcp->mbox_in[1] = (u32)addr[0];
880 mbcp->mbox_in[2] = (u32)addr[1];
881 mbcp->mbox_in[3] = (u32)addr[2];
882 mbcp->mbox_in[4] = (u32)addr[3];
883 mbcp->mbox_in[5] = (u32)addr[4];
884 mbcp->mbox_in[6] = (u32)addr[5];
885 mbcp->mbox_in[7] = 0;
887 mbcp->mbox_in[1] = 0;
888 mbcp->mbox_in[2] = 1;
889 mbcp->mbox_in[3] = 1;
890 mbcp->mbox_in[4] = 1;
891 mbcp->mbox_in[5] = 1;
892 mbcp->mbox_in[6] = 1;
893 mbcp->mbox_in[7] = 0;
896 status = ql_mailbox_command(qdev, mbcp);
900 if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
901 netif_err(qdev, drv, qdev->ndev, "Failed to set WOL mode.\n");
907 /* IDC - Inter Device Communication...
908 * Some firmware commands require consent of adjacent FCOE
909 * function. This function waits for the OK, or a
910 * counter-request for a little more time.i
911 * The firmware will complete the request if the other
912 * function doesn't respond.
914 static int ql_idc_wait(struct ql_adapter *qdev)
916 int status = -ETIMEDOUT;
917 long wait_time = 1 * HZ;
918 struct mbox_params *mbcp = &qdev->idc_mbc;
920 /* Wait here for the command to complete
921 * via the IDC process.
924 wait_for_completion_timeout(&qdev->ide_completion,
927 netif_err(qdev, drv, qdev->ndev, "IDC Timeout.\n");
930 /* Now examine the response from the IDC process.
931 * We might have a good completion or a request for
934 if (mbcp->mbox_out[0] == AEN_IDC_EXT) {
935 netif_err(qdev, drv, qdev->ndev,
936 "IDC Time Extension from function.\n");
937 wait_time += (mbcp->mbox_out[1] >> 8) & 0x0000000f;
938 } else if (mbcp->mbox_out[0] == AEN_IDC_CMPLT) {
939 netif_err(qdev, drv, qdev->ndev, "IDC Success.\n");
943 netif_err(qdev, drv, qdev->ndev,
944 "IDC: Invalid State 0x%.04x.\n",
954 int ql_mb_set_led_cfg(struct ql_adapter *qdev, u32 led_config)
956 struct mbox_params mbc;
957 struct mbox_params *mbcp = &mbc;
960 memset(mbcp, 0, sizeof(struct mbox_params));
965 mbcp->mbox_in[0] = MB_CMD_SET_LED_CFG;
966 mbcp->mbox_in[1] = led_config;
969 status = ql_mailbox_command(qdev, mbcp);
973 if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
974 netif_err(qdev, drv, qdev->ndev,
975 "Failed to set LED Configuration.\n");
982 int ql_mb_get_led_cfg(struct ql_adapter *qdev)
984 struct mbox_params mbc;
985 struct mbox_params *mbcp = &mbc;
988 memset(mbcp, 0, sizeof(struct mbox_params));
993 mbcp->mbox_in[0] = MB_CMD_GET_LED_CFG;
995 status = ql_mailbox_command(qdev, mbcp);
999 if (mbcp->mbox_out[0] != MB_CMD_STS_GOOD) {
1000 netif_err(qdev, drv, qdev->ndev,
1001 "Failed to get LED Configuration.\n");
1004 qdev->led_config = mbcp->mbox_out[1];
1009 int ql_mb_set_mgmnt_traffic_ctl(struct ql_adapter *qdev, u32 control)
1011 struct mbox_params mbc;
1012 struct mbox_params *mbcp = &mbc;
1015 memset(mbcp, 0, sizeof(struct mbox_params));
1018 mbcp->out_count = 2;
1020 mbcp->mbox_in[0] = MB_CMD_SET_MGMNT_TFK_CTL;
1021 mbcp->mbox_in[1] = control;
1023 status = ql_mailbox_command(qdev, mbcp);
1027 if (mbcp->mbox_out[0] == MB_CMD_STS_GOOD)
1030 if (mbcp->mbox_out[0] == MB_CMD_STS_INVLD_CMD) {
1031 netif_err(qdev, drv, qdev->ndev,
1032 "Command not supported by firmware.\n");
1034 } else if (mbcp->mbox_out[0] == MB_CMD_STS_ERR) {
1035 /* This indicates that the firmware is
1036 * already in the state we are trying to
1039 netif_err(qdev, drv, qdev->ndev,
1040 "Command parameters make no change.\n");
1045 /* Returns a negative error code or the mailbox command status. */
1046 static int ql_mb_get_mgmnt_traffic_ctl(struct ql_adapter *qdev, u32 *control)
1048 struct mbox_params mbc;
1049 struct mbox_params *mbcp = &mbc;
1052 memset(mbcp, 0, sizeof(struct mbox_params));
1056 mbcp->out_count = 1;
1058 mbcp->mbox_in[0] = MB_CMD_GET_MGMNT_TFK_CTL;
1060 status = ql_mailbox_command(qdev, mbcp);
1064 if (mbcp->mbox_out[0] == MB_CMD_STS_GOOD) {
1065 *control = mbcp->mbox_in[1];
1069 if (mbcp->mbox_out[0] == MB_CMD_STS_INVLD_CMD) {
1070 netif_err(qdev, drv, qdev->ndev,
1071 "Command not supported by firmware.\n");
1073 } else if (mbcp->mbox_out[0] == MB_CMD_STS_ERR) {
1074 netif_err(qdev, drv, qdev->ndev,
1075 "Failed to get MPI traffic control.\n");
1081 int ql_wait_fifo_empty(struct ql_adapter *qdev)
1084 u32 mgmnt_fifo_empty;
1088 nic_fifo_empty = ql_read32(qdev, STS) & STS_NFE;
1089 ql_mb_get_mgmnt_traffic_ctl(qdev, &mgmnt_fifo_empty);
1090 mgmnt_fifo_empty &= MB_GET_MPI_TFK_FIFO_EMPTY;
1091 if (nic_fifo_empty && mgmnt_fifo_empty)
1094 } while (count-- > 0);
1098 /* API called in work thread context to set new TX/RX
1099 * maximum frame size values to match MTU.
1101 static int ql_set_port_cfg(struct ql_adapter *qdev)
1104 status = ql_mb_set_port_cfg(qdev);
1107 status = ql_idc_wait(qdev);
1111 /* The following routines are worker threads that process
1112 * events that may sleep waiting for completion.
1115 /* This thread gets the maximum TX and RX frame size values
1116 * from the firmware and, if necessary, changes them to match
1119 void ql_mpi_port_cfg_work(struct work_struct *work)
1121 struct ql_adapter *qdev =
1122 container_of(work, struct ql_adapter, mpi_port_cfg_work.work);
1125 status = ql_mb_get_port_cfg(qdev);
1127 netif_err(qdev, drv, qdev->ndev,
1128 "Bug: Failed to get port config data.\n");
1132 if (qdev->link_config & CFG_JUMBO_FRAME_SIZE &&
1133 qdev->max_frame_size ==
1134 CFG_DEFAULT_MAX_FRAME_SIZE)
1137 qdev->link_config |= CFG_JUMBO_FRAME_SIZE;
1138 qdev->max_frame_size = CFG_DEFAULT_MAX_FRAME_SIZE;
1139 status = ql_set_port_cfg(qdev);
1141 netif_err(qdev, drv, qdev->ndev,
1142 "Bug: Failed to set port config data.\n");
1146 clear_bit(QL_PORT_CFG, &qdev->flags);
1149 ql_queue_fw_error(qdev);
1153 /* Process an inter-device request. This is issues by
1154 * the firmware in response to another function requesting
1155 * a change to the port. We set a flag to indicate a change
1156 * has been made and then send a mailbox command ACKing
1157 * the change request.
1159 void ql_mpi_idc_work(struct work_struct *work)
1161 struct ql_adapter *qdev =
1162 container_of(work, struct ql_adapter, mpi_idc_work.work);
1164 struct mbox_params *mbcp = &qdev->idc_mbc;
1168 aen = mbcp->mbox_out[1] >> 16;
1169 timeout = (mbcp->mbox_out[1] >> 8) & 0xf;
1173 netif_err(qdev, drv, qdev->ndev,
1174 "Bug: Unhandled IDC action.\n");
1176 case MB_CMD_PORT_RESET:
1177 case MB_CMD_STOP_FW:
1179 case MB_CMD_SET_PORT_CFG:
1180 /* Signal the resulting link up AEN
1181 * that the frame routing and mac addr
1184 set_bit(QL_CAM_RT_SET, &qdev->flags);
1185 /* Do ACK if required */
1187 status = ql_mb_idc_ack(qdev);
1189 netif_err(qdev, drv, qdev->ndev,
1190 "Bug: No pending IDC!\n");
1192 netif_printk(qdev, drv, KERN_DEBUG, qdev->ndev,
1193 "IDC ACK not required\n");
1194 status = 0; /* success */
1198 /* These sub-commands issued by another (FCoE)
1199 * function are requesting to do an operation
1200 * on the shared resource (MPI environment).
1201 * We currently don't issue these so we just
1204 case MB_CMD_IOP_RESTART_MPI:
1205 case MB_CMD_IOP_PREP_LINK_DOWN:
1206 /* Drop the link, reload the routing
1207 * table when link comes up.
1210 set_bit(QL_CAM_RT_SET, &qdev->flags);
1212 case MB_CMD_IOP_DVR_START:
1213 case MB_CMD_IOP_FLASH_ACC:
1214 case MB_CMD_IOP_CORE_DUMP_MPI:
1215 case MB_CMD_IOP_PREP_UPDATE_MPI:
1216 case MB_CMD_IOP_COMP_UPDATE_MPI:
1217 case MB_CMD_IOP_NONE: /* an IDC without params */
1218 /* Do ACK if required */
1220 status = ql_mb_idc_ack(qdev);
1222 netif_err(qdev, drv, qdev->ndev,
1223 "Bug: No pending IDC!\n");
1225 netif_printk(qdev, drv, KERN_DEBUG, qdev->ndev,
1226 "IDC ACK not required\n");
1227 status = 0; /* success */
1233 void ql_mpi_work(struct work_struct *work)
1235 struct ql_adapter *qdev =
1236 container_of(work, struct ql_adapter, mpi_work.work);
1237 struct mbox_params mbc;
1238 struct mbox_params *mbcp = &mbc;
1241 mutex_lock(&qdev->mpi_mutex);
1242 /* Begin polled mode for MPI */
1243 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16));
1245 while (ql_read32(qdev, STS) & STS_PI) {
1246 memset(mbcp, 0, sizeof(struct mbox_params));
1247 mbcp->out_count = 1;
1248 /* Don't continue if an async event
1249 * did not complete properly.
1251 err = ql_mpi_handler(qdev, mbcp);
1256 /* End polled mode for MPI */
1257 ql_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16) | INTR_MASK_PI);
1258 mutex_unlock(&qdev->mpi_mutex);
1259 ql_enable_completion_interrupt(qdev, 0);
1262 void ql_mpi_reset_work(struct work_struct *work)
1264 struct ql_adapter *qdev =
1265 container_of(work, struct ql_adapter, mpi_reset_work.work);
1266 cancel_delayed_work_sync(&qdev->mpi_work);
1267 cancel_delayed_work_sync(&qdev->mpi_port_cfg_work);
1268 cancel_delayed_work_sync(&qdev->mpi_idc_work);
1269 /* If we're not the dominant NIC function,
1270 * then there is nothing to do.
1272 if (!ql_own_firmware(qdev)) {
1273 netif_err(qdev, drv, qdev->ndev, "Don't own firmware!\n");
1277 if (!ql_core_dump(qdev, qdev->mpi_coredump)) {
1278 netif_err(qdev, drv, qdev->ndev, "Core is dumped!\n");
1279 qdev->core_is_dumped = 1;
1280 queue_delayed_work(qdev->workqueue,
1281 &qdev->mpi_core_to_log, 5 * HZ);
1283 ql_soft_reset_mpi_risc(qdev);