drivers/net/tg3.c

   1 /*
   2  * tg3.c: Broadcom Tigon3 ethernet driver.
   3  *
   4  * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)
   5  * Copyright (C) 2001, 2002, 2003 Jeff Garzik (jgarzik@pobox.com)
   6  * Copyright (C) 2004 Sun Microsystems Inc.
   7  * Copyright (C) 2005-2009 Broadcom Corporation.
   8  *
   9  * Firmware is:
  10  *      Derived from proprietary unpublished source code,
  11  *      Copyright (C) 2000-2003 Broadcom Corporation.
  12  *
  13  *      Permission is hereby granted for the distribution of this firmware
  14  *      data in hexadecimal or equivalent format, provided this copyright
  15  *      notice is accompanying it.
  16  */
  17
  18
  19 #include <linux/module.h>
  20 #include <linux/moduleparam.h>
  21 #include <linux/kernel.h>
  22 #include <linux/types.h>
  23 #include <linux/compiler.h>
  24 #include <linux/slab.h>
  25 #include <linux/delay.h>
  26 #include <linux/in.h>
  27 #include <linux/init.h>
  28 #include <linux/ioport.h>
  29 #include <linux/pci.h>
  30 #include <linux/netdevice.h>
  31 #include <linux/etherdevice.h>
  32 #include <linux/skbuff.h>
  33 #include <linux/ethtool.h>
  34 #include <linux/mii.h>
  35 #include <linux/phy.h>
  36 #include <linux/brcmphy.h>
  37 #include <linux/if_vlan.h>
  38 #include <linux/ip.h>
  39 #include <linux/tcp.h>
  40 #include <linux/workqueue.h>
  41 #include <linux/prefetch.h>
  42 #include <linux/dma-mapping.h>
  43 #include <linux/firmware.h>
  44
  45 #include <net/checksum.h>
  46 #include <net/ip.h>
  47
  48 #include <asm/system.h>
  49 #include <asm/io.h>
  50 #include <asm/byteorder.h>
  51 #include <asm/uaccess.h>
  52
  53 #ifdef CONFIG_SPARC
  54 #include <asm/idprom.h>
  55 #include <asm/prom.h>
  56 #endif
  57
  58 #define BAR_0   0
  59 #define BAR_2   2
  60
  61 #if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
  62 #define TG3_VLAN_TAG_USED 1
  63 #else
  64 #define TG3_VLAN_TAG_USED 0
  65 #endif
  66
  67 #include "tg3.h"
  68
  69 #define DRV_MODULE_NAME         "tg3"
  70 #define PFX DRV_MODULE_NAME     ": "
  71 #define DRV_MODULE_VERSION      "3.100"
  72 #define DRV_MODULE_RELDATE      "August 25, 2009"
  73
  74 #define TG3_DEF_MAC_MODE        0
  75 #define TG3_DEF_RX_MODE         0
  76 #define TG3_DEF_TX_MODE         0
  77 #define TG3_DEF_MSG_ENABLE        \
  78         (NETIF_MSG_DRV          | \
  79          NETIF_MSG_PROBE        | \
  80          NETIF_MSG_LINK         | \
  81          NETIF_MSG_TIMER        | \
  82          NETIF_MSG_IFDOWN       | \
  83          NETIF_MSG_IFUP         | \
  84          NETIF_MSG_RX_ERR       | \
  85          NETIF_MSG_TX_ERR)
  86
  87 /* length of time before we decide the hardware is borked,
  88  * and dev->tx_timeout() should be called to fix the problem
  89  */
  90 #define TG3_TX_TIMEOUT                  (5 * HZ)
  91
  92 /* hardware minimum and maximum for a single frame's data payload */
  93 #define TG3_MIN_MTU                     60
  94 #define TG3_MAX_MTU(tp) \
  95         ((tp->tg3_flags & TG3_FLAG_JUMBO_CAPABLE) ? 9000 : 1500)
  96
  97 /* These numbers seem to be hard coded in the NIC firmware somehow.
  98  * You can't change the ring sizes, but you can change where you place
  99  * them in the NIC onboard memory.
 100  */
 101 #define TG3_RX_RING_SIZE                512
 102 #define TG3_DEF_RX_RING_PENDING         200
 103 #define TG3_RX_JUMBO_RING_SIZE          256
 104 #define TG3_DEF_RX_JUMBO_RING_PENDING   100
 105
 106 /* Do not place this n-ring entries value into the tp struct itself,
 107  * we really want to expose these constants to GCC so that modulo et
 108  * al.  operations are done with shifts and masks instead of with
 109  * hw multiply/modulo instructions.  Another solution would be to
 110  * replace things like '% foo' with '& (foo - 1)'.
 111  */
 112 #define TG3_RX_RCB_RING_SIZE(tp)        \
 113         ((tp->tg3_flags2 & TG3_FLG2_5705_PLUS) ?  512 : 1024)
 114
 115 #define TG3_TX_RING_SIZE                512
 116 #define TG3_DEF_TX_RING_PENDING         (TG3_TX_RING_SIZE - 1)
 117
 118 #define TG3_RX_RING_BYTES       (sizeof(struct tg3_rx_buffer_desc) * \
 119                                  TG3_RX_RING_SIZE)
 120 #define TG3_RX_JUMBO_RING_BYTES (sizeof(struct tg3_rx_buffer_desc) * \
 121                                  TG3_RX_JUMBO_RING_SIZE)
 122 #define TG3_RX_RCB_RING_BYTES(tp) (sizeof(struct tg3_rx_buffer_desc) * \
 123                                    TG3_RX_RCB_RING_SIZE(tp))
 124 #define TG3_TX_RING_BYTES       (sizeof(struct tg3_tx_buffer_desc) * \
 125                                  TG3_TX_RING_SIZE)
 126 #define NEXT_TX(N)              (((N) + 1) & (TG3_TX_RING_SIZE - 1))
 127
 128 #define TG3_DMA_BYTE_ENAB               64
 129
 130 #define TG3_RX_STD_DMA_SZ               1536
 131 #define TG3_RX_JMB_DMA_SZ               9046
 132
 133 #define TG3_RX_DMA_TO_MAP_SZ(x)         ((x) + TG3_DMA_BYTE_ENAB)
 134
 135 #define TG3_RX_STD_MAP_SZ               TG3_RX_DMA_TO_MAP_SZ(TG3_RX_STD_DMA_SZ)
 136 #define TG3_RX_JMB_MAP_SZ               TG3_RX_DMA_TO_MAP_SZ(TG3_RX_JMB_DMA_SZ)
 137
 138 /* minimum number of free TX descriptors required to wake up TX process */
 139 #define TG3_TX_WAKEUP_THRESH(tp)                ((tp)->tx_pending / 4)
 140
 141 #define TG3_RAW_IP_ALIGN 2
 142
 143 /* number of ETHTOOL_GSTATS u64's */
 144 #define TG3_NUM_STATS           (sizeof(struct tg3_ethtool_stats)/sizeof(u64))
 145
 146 #define TG3_NUM_TEST            6
 147
 148 #define FIRMWARE_TG3            "tigon/tg3.bin"
 149 #define FIRMWARE_TG3TSO         "tigon/tg3_tso.bin"
 150 #define FIRMWARE_TG3TSO5        "tigon/tg3_tso5.bin"
 151
 152 static char version[] __devinitdata =
 153         DRV_MODULE_NAME ".c:v" DRV_MODULE_VERSION " (" DRV_MODULE_RELDATE ")\n";
 154
 155 MODULE_AUTHOR("David S. Miller (davem@redhat.com) and Jeff Garzik (jgarzik@pobox.com)");
 156 MODULE_DESCRIPTION("Broadcom Tigon3 ethernet driver");
 157 MODULE_LICENSE("GPL");
 158 MODULE_VERSION(DRV_MODULE_VERSION);
 159 MODULE_FIRMWARE(FIRMWARE_TG3);
 160 MODULE_FIRMWARE(FIRMWARE_TG3TSO);
 161 MODULE_FIRMWARE(FIRMWARE_TG3TSO5);
 162
 163
 164 static int tg3_debug = -1;      /* -1 == use TG3_DEF_MSG_ENABLE as value */
 165 module_param(tg3_debug, int, 0);
 166 MODULE_PARM_DESC(tg3_debug, "Tigon3 bitmapped debugging message enable value");
 167
 168 static struct pci_device_id tg3_pci_tbl[] = {
 169         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5700)},
 170         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5701)},
 171         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702)},
 172         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703)},
 173         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704)},
 174         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702FE)},
 175         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705)},
 176         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705_2)},
 177         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M)},
 178         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M_2)},
 179         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702X)},
 180         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703X)},
 181         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S)},
 182         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702A3)},
 183         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703A3)},
 184         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5782)},
 185         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5788)},
 186         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5789)},
 187         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901)},
 188         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901_2)},
 189         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S_2)},
 190         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705F)},
 191         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5720)},
 192         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5721)},
 193         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5722)},
 194         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750)},
 195         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751)},
 196         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750M)},
 197         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751M)},
 198         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751F)},
 199         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752)},
 200         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752M)},
 201         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753)},
 202         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753M)},
 203         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753F)},
 204         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754)},
 205         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754M)},
 206         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755)},
 207         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755M)},
 208         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5756)},
 209         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5786)},
 210         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787)},
 211         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787M)},
 212         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787F)},
 213         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714)},
 214         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714S)},
 215         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715)},
 216         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715S)},
 217         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780)},
 218         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780S)},
 219         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5781)},
 220         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906)},
 221         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906M)},
 222         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5784)},
 223         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5764)},
 224         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5723)},
 225         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5761)},
 226         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5761E)},
 227         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5761S)},
 228         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5761SE)},
 229         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5785_G)},
 230         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5785_F)},
 231         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57780)},
 232         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57760)},
 233         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57790)},
 234         {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57788)},
 235         {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9DXX)},
 236         {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9MXX)},
 237         {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1000)},
 238         {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1001)},
 239         {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1003)},
 240         {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC9100)},
 241         {PCI_DEVICE(PCI_VENDOR_ID_APPLE, PCI_DEVICE_ID_APPLE_TIGON3)},
 242         {}
 243 };
 244
 245 MODULE_DEVICE_TABLE(pci, tg3_pci_tbl);
 246
 247 static const struct {
 248         const char string[ETH_GSTRING_LEN];
 249 } ethtool_stats_keys[TG3_NUM_STATS] = {
 250         { "rx_octets" },
 251         { "rx_fragments" },
 252         { "rx_ucast_packets" },
 253         { "rx_mcast_packets" },
 254         { "rx_bcast_packets" },
 255         { "rx_fcs_errors" },
 256         { "rx_align_errors" },
 257         { "rx_xon_pause_rcvd" },
 258         { "rx_xoff_pause_rcvd" },
 259         { "rx_mac_ctrl_rcvd" },
 260         { "rx_xoff_entered" },
 261         { "rx_frame_too_long_errors" },
 262         { "rx_jabbers" },
 263         { "rx_undersize_packets" },
 264         { "rx_in_length_errors" },
 265         { "rx_out_length_errors" },
 266         { "rx_64_or_less_octet_packets" },
 267         { "rx_65_to_127_octet_packets" },
 268         { "rx_128_to_255_octet_packets" },
 269         { "rx_256_to_511_octet_packets" },
 270         { "rx_512_to_1023_octet_packets" },
 271         { "rx_1024_to_1522_octet_packets" },
 272         { "rx_1523_to_2047_octet_packets" },
 273         { "rx_2048_to_4095_octet_packets" },
 274         { "rx_4096_to_8191_octet_packets" },
 275         { "rx_8192_to_9022_octet_packets" },
 276
 277         { "tx_octets" },
 278         { "tx_collisions" },
 279
 280         { "tx_xon_sent" },
 281         { "tx_xoff_sent" },
 282         { "tx_flow_control" },
 283         { "tx_mac_errors" },
 284         { "tx_single_collisions" },
 285         { "tx_mult_collisions" },
 286         { "tx_deferred" },
 287         { "tx_excessive_collisions" },
 288         { "tx_late_collisions" },
 289         { "tx_collide_2times" },
 290         { "tx_collide_3times" },
 291         { "tx_collide_4times" },
 292         { "tx_collide_5times" },
 293         { "tx_collide_6times" },
 294         { "tx_collide_7times" },
 295         { "tx_collide_8times" },
 296         { "tx_collide_9times" },
 297         { "tx_collide_10times" },
 298         { "tx_collide_11times" },
 299         { "tx_collide_12times" },
 300         { "tx_collide_13times" },
 301         { "tx_collide_14times" },
 302         { "tx_collide_15times" },
 303         { "tx_ucast_packets" },
 304         { "tx_mcast_packets" },
 305         { "tx_bcast_packets" },
 306         { "tx_carrier_sense_errors" },
 307         { "tx_discards" },
 308         { "tx_errors" },
 309
 310         { "dma_writeq_full" },
 311         { "dma_write_prioq_full" },
 312         { "rxbds_empty" },
 313         { "rx_discards" },
 314         { "rx_errors" },
 315         { "rx_threshold_hit" },
 316
 317         { "dma_readq_full" },
 318         { "dma_read_prioq_full" },
 319         { "tx_comp_queue_full" },
 320
 321         { "ring_set_send_prod_index" },
 322         { "ring_status_update" },
 323         { "nic_irqs" },
 324         { "nic_avoided_irqs" },
 325         { "nic_tx_threshold_hit" }
 326 };
 327
 328 static const struct {
 329         const char string[ETH_GSTRING_LEN];
 330 } ethtool_test_keys[TG3_NUM_TEST] = {
 331         { "nvram test     (online) " },
 332         { "link test      (online) " },
 333         { "register test  (offline)" },
 334         { "memory test    (offline)" },
 335         { "loopback test  (offline)" },
 336         { "interrupt test (offline)" },
 337 };
 338
 339 static void tg3_write32(struct tg3 *tp, u32 off, u32 val)
 340 {
 341         writel(val, tp->regs + off);
 342 }
 343
 344 static u32 tg3_read32(struct tg3 *tp, u32 off)
 345 {
 346         return (readl(tp->regs + off));
 347 }
 348
 349 static void tg3_ape_write32(struct tg3 *tp, u32 off, u32 val)
 350 {
 351         writel(val, tp->aperegs + off);
 352 }
 353
 354 static u32 tg3_ape_read32(struct tg3 *tp, u32 off)
 355 {
 356         return (readl(tp->aperegs + off));
 357 }
 358
 359 static void tg3_write_indirect_reg32(struct tg3 *tp, u32 off, u32 val)
 360 {
 361         unsigned long flags;
 362
 363         spin_lock_irqsave(&tp->indirect_lock, flags);
 364         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
 365         pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
 366         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 367 }
 368
 369 static void tg3_write_flush_reg32(struct tg3 *tp, u32 off, u32 val)
 370 {
 371         writel(val, tp->regs + off);
 372         readl(tp->regs + off);
 373 }
 374
 375 static u32 tg3_read_indirect_reg32(struct tg3 *tp, u32 off)
 376 {
 377         unsigned long flags;
 378         u32 val;
 379
 380         spin_lock_irqsave(&tp->indirect_lock, flags);
 381         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
 382         pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
 383         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 384         return val;
 385 }
 386
 387 static void tg3_write_indirect_mbox(struct tg3 *tp, u32 off, u32 val)
 388 {
 389         unsigned long flags;
 390
 391         if (off == (MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW)) {
 392                 pci_write_config_dword(tp->pdev, TG3PCI_RCV_RET_RING_CON_IDX +
 393                                        TG3_64BIT_REG_LOW, val);
 394                 return;
 395         }
 396         if (off == (MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW)) {
 397                 pci_write_config_dword(tp->pdev, TG3PCI_STD_RING_PROD_IDX +
 398                                        TG3_64BIT_REG_LOW, val);
 399                 return;
 400         }
 401
 402         spin_lock_irqsave(&tp->indirect_lock, flags);
 403         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
 404         pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
 405         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 406
 407         /* In indirect mode when disabling interrupts, we also need
 408          * to clear the interrupt bit in the GRC local ctrl register.
 409          */
 410         if ((off == (MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW)) &&
 411             (val == 0x1)) {
 412                 pci_write_config_dword(tp->pdev, TG3PCI_MISC_LOCAL_CTRL,
 413                                        tp->grc_local_ctrl|GRC_LCLCTRL_CLEARINT);
 414         }
 415 }
 416
 417 static u32 tg3_read_indirect_mbox(struct tg3 *tp, u32 off)
 418 {
 419         unsigned long flags;
 420         u32 val;
 421
 422         spin_lock_irqsave(&tp->indirect_lock, flags);
 423         pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
 424         pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
 425         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 426         return val;
 427 }
 428
 429 /* usec_wait specifies the wait time in usec when writing to certain registers
 430  * where it is unsafe to read back the register without some delay.
 431  * GRC_LOCAL_CTRL is one example if the GPIOs are toggled to switch power.
 432  * TG3PCI_CLOCK_CTRL is another example if the clock frequencies are changed.
 433  */
 434 static void _tw32_flush(struct tg3 *tp, u32 off, u32 val, u32 usec_wait)
 435 {
 436         if ((tp->tg3_flags & TG3_FLAG_PCIX_TARGET_HWBUG) ||
 437             (tp->tg3_flags2 & TG3_FLG2_ICH_WORKAROUND))
 438                 /* Non-posted methods */
 439                 tp->write32(tp, off, val);
 440         else {
 441                 /* Posted method */
 442                 tg3_write32(tp, off, val);
 443                 if (usec_wait)
 444                         udelay(usec_wait);
 445                 tp->read32(tp, off);
 446         }
 447         /* Wait again after the read for the posted method to guarantee that
 448          * the wait time is met.
 449          */
 450         if (usec_wait)
 451                 udelay(usec_wait);
 452 }
 453
 454 static inline void tw32_mailbox_flush(struct tg3 *tp, u32 off, u32 val)
 455 {
 456         tp->write32_mbox(tp, off, val);
 457         if (!(tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER) &&
 458             !(tp->tg3_flags2 & TG3_FLG2_ICH_WORKAROUND))
 459                 tp->read32_mbox(tp, off);
 460 }
 461
 462 static void tg3_write32_tx_mbox(struct tg3 *tp, u32 off, u32 val)
 463 {
 464         void __iomem *mbox = tp->regs + off;
 465         writel(val, mbox);
 466         if (tp->tg3_flags & TG3_FLAG_TXD_MBOX_HWBUG)
 467                 writel(val, mbox);
 468         if (tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER)
 469                 readl(mbox);
 470 }
 471
 472 static u32 tg3_read32_mbox_5906(struct tg3 *tp, u32 off)
 473 {
 474         return (readl(tp->regs + off + GRCMBOX_BASE));
 475 }
 476
 477 static void tg3_write32_mbox_5906(struct tg3 *tp, u32 off, u32 val)
 478 {
 479         writel(val, tp->regs + off + GRCMBOX_BASE);
 480 }
 481
 482 #define tw32_mailbox(reg, val)  tp->write32_mbox(tp, reg, val)
 483 #define tw32_mailbox_f(reg, val)        tw32_mailbox_flush(tp, (reg), (val))
 484 #define tw32_rx_mbox(reg, val)  tp->write32_rx_mbox(tp, reg, val)
 485 #define tw32_tx_mbox(reg, val)  tp->write32_tx_mbox(tp, reg, val)
 486 #define tr32_mailbox(reg)       tp->read32_mbox(tp, reg)
 487
 488 #define tw32(reg,val)           tp->write32(tp, reg, val)
 489 #define tw32_f(reg,val)         _tw32_flush(tp,(reg),(val), 0)
 490 #define tw32_wait_f(reg,val,us) _tw32_flush(tp,(reg),(val), (us))
 491 #define tr32(reg)               tp->read32(tp, reg)
 492
 493 static void tg3_write_mem(struct tg3 *tp, u32 off, u32 val)
 494 {
 495         unsigned long flags;
 496
 497         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) &&
 498             (off >= NIC_SRAM_STATS_BLK) && (off < NIC_SRAM_TX_BUFFER_DESC))
 499                 return;
 500
 501         spin_lock_irqsave(&tp->indirect_lock, flags);
 502         if (tp->tg3_flags & TG3_FLAG_SRAM_USE_CONFIG) {
 503                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
 504                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
 505
 506                 /* Always leave this as zero. */
 507                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
 508         } else {
 509                 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
 510                 tw32_f(TG3PCI_MEM_WIN_DATA, val);
 511
 512                 /* Always leave this as zero. */
 513                 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
 514         }
 515         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 516 }
 517
 518 static void tg3_read_mem(struct tg3 *tp, u32 off, u32 *val)
 519 {
 520         unsigned long flags;
 521
 522         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) &&
 523             (off >= NIC_SRAM_STATS_BLK) && (off < NIC_SRAM_TX_BUFFER_DESC)) {
 524                 *val = 0;
 525                 return;
 526         }
 527
 528         spin_lock_irqsave(&tp->indirect_lock, flags);
 529         if (tp->tg3_flags & TG3_FLAG_SRAM_USE_CONFIG) {
 530                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
 531                 pci_read_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
 532
 533                 /* Always leave this as zero. */
 534                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
 535         } else {
 536                 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
 537                 *val = tr32(TG3PCI_MEM_WIN_DATA);
 538
 539                 /* Always leave this as zero. */
 540                 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
 541         }
 542         spin_unlock_irqrestore(&tp->indirect_lock, flags);
 543 }
 544
 545 static void tg3_ape_lock_init(struct tg3 *tp)
 546 {
 547         int i;
 548
 549         /* Make sure the driver hasn't any stale locks. */
 550         for (i = 0; i < 8; i++)
 551                 tg3_ape_write32(tp, TG3_APE_LOCK_GRANT + 4 * i,
 552                                 APE_LOCK_GRANT_DRIVER);
 553 }
 554
 555 static int tg3_ape_lock(struct tg3 *tp, int locknum)
 556 {
 557         int i, off;
 558         int ret = 0;
 559         u32 status;
 560
 561         if (!(tp->tg3_flags3 & TG3_FLG3_ENABLE_APE))
 562                 return 0;
 563
 564         switch (locknum) {
 565                 case TG3_APE_LOCK_GRC:
 566                 case TG3_APE_LOCK_MEM:
 567                         break;
 568                 default:
 569                         return -EINVAL;
 570         }
 571
 572         off = 4 * locknum;
 573
 574         tg3_ape_write32(tp, TG3_APE_LOCK_REQ + off, APE_LOCK_REQ_DRIVER);
 575
 576         /* Wait for up to 1 millisecond to acquire lock. */
 577         for (i = 0; i < 100; i++) {
 578                 status = tg3_ape_read32(tp, TG3_APE_LOCK_GRANT + off);
 579                 if (status == APE_LOCK_GRANT_DRIVER)
 580                         break;
 581                 udelay(10);
 582         }
 583
 584         if (status != APE_LOCK_GRANT_DRIVER) {
 585                 /* Revoke the lock request. */
 586                 tg3_ape_write32(tp, TG3_APE_LOCK_GRANT + off,
 587                                 APE_LOCK_GRANT_DRIVER);
 588
 589                 ret = -EBUSY;
 590         }
 591
 592         return ret;
 593 }
 594
 595 static void tg3_ape_unlock(struct tg3 *tp, int locknum)
 596 {
 597         int off;
 598
 599         if (!(tp->tg3_flags3 & TG3_FLG3_ENABLE_APE))
 600                 return;
 601
 602         switch (locknum) {
 603                 case TG3_APE_LOCK_GRC:
 604                 case TG3_APE_LOCK_MEM:
 605                         break;
 606                 default:
 607                         return;
 608         }
 609
 610         off = 4 * locknum;
 611         tg3_ape_write32(tp, TG3_APE_LOCK_GRANT + off, APE_LOCK_GRANT_DRIVER);
 612 }
 613
 614 static void tg3_disable_ints(struct tg3 *tp)
 615 {
 616         tw32(TG3PCI_MISC_HOST_CTRL,
 617              (tp->misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT));
 618         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
 619 }
 620
 621 static inline void tg3_cond_int(struct tg3 *tp)
 622 {
 623         if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) &&
 624             (tp->hw_status->status & SD_STATUS_UPDATED))
 625                 tw32(GRC_LOCAL_CTRL, tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
 626         else
 627                 tw32(HOSTCC_MODE, tp->coalesce_mode |
 628                      (HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW));
 629 }
 630
 631 static void tg3_enable_ints(struct tg3 *tp)
 632 {
 633         tp->irq_sync = 0;
 634         wmb();
 635
 636         tw32(TG3PCI_MISC_HOST_CTRL,
 637              (tp->misc_host_ctrl & ~MISC_HOST_CTRL_MASK_PCI_INT));
 638         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
 639                        (tp->last_tag << 24));
 640         if (tp->tg3_flags2 & TG3_FLG2_1SHOT_MSI)
 641                 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
 642                                (tp->last_tag << 24));
 643         tg3_cond_int(tp);
 644 }
 645
 646 static inline unsigned int tg3_has_work(struct tg3 *tp)
 647 {
 648         struct tg3_hw_status *sblk = tp->hw_status;
 649         unsigned int work_exists = 0;
 650
 651         /* check for phy events */
 652         if (!(tp->tg3_flags &
 653               (TG3_FLAG_USE_LINKCHG_REG |
 654                TG3_FLAG_POLL_SERDES))) {
 655                 if (sblk->status & SD_STATUS_LINK_CHG)
 656                         work_exists = 1;
 657         }
 658         /* check for RX/TX work to do */
 659         if (sblk->idx[0].tx_consumer != tp->tx_cons ||
 660             sblk->idx[0].rx_producer != tp->rx_rcb_ptr)
 661                 work_exists = 1;
 662
 663         return work_exists;
 664 }
 665
 666 /* tg3_restart_ints
 667  *  similar to tg3_enable_ints, but it accurately determines whether there
 668  *  is new work pending and can return without flushing the PIO write
 669  *  which reenables interrupts
 670  */
 671 static void tg3_restart_ints(struct tg3 *tp)
 672 {
 673         tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
 674                      tp->last_tag << 24);
 675         mmiowb();
 676
 677         /* When doing tagged status, this work check is unnecessary.
 678          * The last_tag we write above tells the chip which piece of
 679          * work we've completed.
 680          */
 681         if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) &&
 682             tg3_has_work(tp))
 683                 tw32(HOSTCC_MODE, tp->coalesce_mode |
 684                      (HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW));
 685 }
 686
 687 static inline void tg3_netif_stop(struct tg3 *tp)
 688 {
 689         tp->dev->trans_start = jiffies; /* prevent tx timeout */
 690         napi_disable(&tp->napi);
 691         netif_tx_disable(tp->dev);
 692 }
 693
 694 static inline void tg3_netif_start(struct tg3 *tp)
 695 {
 696         netif_wake_queue(tp->dev);
 697         /* NOTE: unconditional netif_wake_queue is only appropriate
 698          * so long as all callers are assured to have free tx slots
 699          * (such as after tg3_init_hw)
 700          */
 701         napi_enable(&tp->napi);
 702         tp->hw_status->status |= SD_STATUS_UPDATED;
 703         tg3_enable_ints(tp);
 704 }
 705
 706 static void tg3_switch_clocks(struct tg3 *tp)
 707 {
 708         u32 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL);
 709         u32 orig_clock_ctrl;
 710
 711         if ((tp->tg3_flags & TG3_FLAG_CPMU_PRESENT) ||
 712             (tp->tg3_flags2 & TG3_FLG2_5780_CLASS))
 713                 return;
 714
 715         orig_clock_ctrl = clock_ctrl;
 716         clock_ctrl &= (CLOCK_CTRL_FORCE_CLKRUN |
 717                        CLOCK_CTRL_CLKRUN_OENABLE |
 718                        0x1f);
 719         tp->pci_clock_ctrl = clock_ctrl;
 720
 721         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
 722                 if (orig_clock_ctrl & CLOCK_CTRL_625_CORE) {
 723                         tw32_wait_f(TG3PCI_CLOCK_CTRL,
 724                                     clock_ctrl | CLOCK_CTRL_625_CORE, 40);
 725                 }
 726         } else if ((orig_clock_ctrl & CLOCK_CTRL_44MHZ_CORE) != 0) {
 727                 tw32_wait_f(TG3PCI_CLOCK_CTRL,
 728                             clock_ctrl |
 729                             (CLOCK_CTRL_44MHZ_CORE | CLOCK_CTRL_ALTCLK),
 730                             40);
 731                 tw32_wait_f(TG3PCI_CLOCK_CTRL,
 732                             clock_ctrl | (CLOCK_CTRL_ALTCLK),
 733                             40);
 734         }
 735         tw32_wait_f(TG3PCI_CLOCK_CTRL, clock_ctrl, 40);
 736 }
 737
 738 #define PHY_BUSY_LOOPS  5000
 739
 740 static int tg3_readphy(struct tg3 *tp, int reg, u32 *val)
 741 {
 742         u32 frame_val;
 743         unsigned int loops;
 744         int ret;
 745
 746         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 747                 tw32_f(MAC_MI_MODE,
 748                      (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
 749                 udelay(80);
 750         }
 751
 752         *val = 0x0;
 753
 754         frame_val  = ((PHY_ADDR << MI_COM_PHY_ADDR_SHIFT) &
 755                       MI_COM_PHY_ADDR_MASK);
 756         frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
 757                       MI_COM_REG_ADDR_MASK);
 758         frame_val |= (MI_COM_CMD_READ | MI_COM_START);
 759
 760         tw32_f(MAC_MI_COM, frame_val);
 761
 762         loops = PHY_BUSY_LOOPS;
 763         while (loops != 0) {
 764                 udelay(10);
 765                 frame_val = tr32(MAC_MI_COM);
 766
 767                 if ((frame_val & MI_COM_BUSY) == 0) {
 768                         udelay(5);
 769                         frame_val = tr32(MAC_MI_COM);
 770                         break;
 771                 }
 772                 loops -= 1;
 773         }
 774
 775         ret = -EBUSY;
 776         if (loops != 0) {
 777                 *val = frame_val & MI_COM_DATA_MASK;
 778                 ret = 0;
 779         }
 780
 781         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 782                 tw32_f(MAC_MI_MODE, tp->mi_mode);
 783                 udelay(80);
 784         }
 785
 786         return ret;
 787 }
 788
 789 static int tg3_writephy(struct tg3 *tp, int reg, u32 val)
 790 {
 791         u32 frame_val;
 792         unsigned int loops;
 793         int ret;
 794
 795         if ((tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET) &&
 796             (reg == MII_TG3_CTRL || reg == MII_TG3_AUX_CTRL))
 797                 return 0;
 798
 799         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 800                 tw32_f(MAC_MI_MODE,
 801                      (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
 802                 udelay(80);
 803         }
 804
 805         frame_val  = ((PHY_ADDR << MI_COM_PHY_ADDR_SHIFT) &
 806                       MI_COM_PHY_ADDR_MASK);
 807         frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
 808                       MI_COM_REG_ADDR_MASK);
 809         frame_val |= (val & MI_COM_DATA_MASK);
 810         frame_val |= (MI_COM_CMD_WRITE | MI_COM_START);
 811
 812         tw32_f(MAC_MI_COM, frame_val);
 813
 814         loops = PHY_BUSY_LOOPS;
 815         while (loops != 0) {
 816                 udelay(10);
 817                 frame_val = tr32(MAC_MI_COM);
 818                 if ((frame_val & MI_COM_BUSY) == 0) {
 819                         udelay(5);
 820                         frame_val = tr32(MAC_MI_COM);
 821                         break;
 822                 }
 823                 loops -= 1;
 824         }
 825
 826         ret = -EBUSY;
 827         if (loops != 0)
 828                 ret = 0;
 829
 830         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
 831                 tw32_f(MAC_MI_MODE, tp->mi_mode);
 832                 udelay(80);
 833         }
 834
 835         return ret;
 836 }
 837
 838 static int tg3_bmcr_reset(struct tg3 *tp)
 839 {
 840         u32 phy_control;
 841         int limit, err;
 842
 843         /* OK, reset it, and poll the BMCR_RESET bit until it
 844          * clears or we time out.
 845          */
 846         phy_control = BMCR_RESET;
 847         err = tg3_writephy(tp, MII_BMCR, phy_control);
 848         if (err != 0)
 849                 return -EBUSY;
 850
 851         limit = 5000;
 852         while (limit--) {
 853                 err = tg3_readphy(tp, MII_BMCR, &phy_control);
 854                 if (err != 0)
 855                         return -EBUSY;
 856
 857                 if ((phy_control & BMCR_RESET) == 0) {
 858                         udelay(40);
 859                         break;
 860                 }
 861                 udelay(10);
 862         }
 863         if (limit < 0)
 864                 return -EBUSY;
 865
 866         return 0;
 867 }
 868
 869 static int tg3_mdio_read(struct mii_bus *bp, int mii_id, int reg)
 870 {
 871         struct tg3 *tp = bp->priv;
 872         u32 val;
 873
 874         if (tp->tg3_flags3 & TG3_FLG3_MDIOBUS_PAUSED)
 875                 return -EAGAIN;
 876
 877         if (tg3_readphy(tp, reg, &val))
 878                 return -EIO;
 879
 880         return val;
 881 }
 882
 883 static int tg3_mdio_write(struct mii_bus *bp, int mii_id, int reg, u16 val)
 884 {
 885         struct tg3 *tp = bp->priv;
 886
 887         if (tp->tg3_flags3 & TG3_FLG3_MDIOBUS_PAUSED)
 888                 return -EAGAIN;
 889
 890         if (tg3_writephy(tp, reg, val))
 891                 return -EIO;
 892
 893         return 0;
 894 }
 895
 896 static int tg3_mdio_reset(struct mii_bus *bp)
 897 {
 898         return 0;
 899 }
 900
 901 static void tg3_mdio_config_5785(struct tg3 *tp)
 902 {
 903         u32 val;
 904         struct phy_device *phydev;
 905
 906         phydev = tp->mdio_bus->phy_map[PHY_ADDR];
 907         switch (phydev->drv->phy_id & phydev->drv->phy_id_mask) {
 908         case TG3_PHY_ID_BCM50610:
 909                 val = MAC_PHYCFG2_50610_LED_MODES;
 910                 break;
 911         case TG3_PHY_ID_BCMAC131:
 912                 val = MAC_PHYCFG2_AC131_LED_MODES;
 913                 break;
 914         case TG3_PHY_ID_RTL8211C:
 915                 val = MAC_PHYCFG2_RTL8211C_LED_MODES;
 916                 break;
 917         case TG3_PHY_ID_RTL8201E:
 918                 val = MAC_PHYCFG2_RTL8201E_LED_MODES;
 919                 break;
 920         default:
 921                 return;
 922         }
 923
 924         if (phydev->interface != PHY_INTERFACE_MODE_RGMII) {
 925                 tw32(MAC_PHYCFG2, val);
 926
 927                 val = tr32(MAC_PHYCFG1);
 928                 val &= ~(MAC_PHYCFG1_RGMII_INT |
 929                          MAC_PHYCFG1_RXCLK_TO_MASK | MAC_PHYCFG1_TXCLK_TO_MASK);
 930                 val |= MAC_PHYCFG1_RXCLK_TIMEOUT | MAC_PHYCFG1_TXCLK_TIMEOUT;
 931                 tw32(MAC_PHYCFG1, val);
 932
 933                 return;
 934         }
 935
 936         if (!(tp->tg3_flags3 & TG3_FLG3_RGMII_STD_IBND_DISABLE))
 937                 val |= MAC_PHYCFG2_EMODE_MASK_MASK |
 938                        MAC_PHYCFG2_FMODE_MASK_MASK |
 939                        MAC_PHYCFG2_GMODE_MASK_MASK |
 940                        MAC_PHYCFG2_ACT_MASK_MASK   |
 941                        MAC_PHYCFG2_QUAL_MASK_MASK |
 942                        MAC_PHYCFG2_INBAND_ENABLE;
 943
 944         tw32(MAC_PHYCFG2, val);
 945
 946         val = tr32(MAC_PHYCFG1);
 947         val &= ~(MAC_PHYCFG1_RXCLK_TO_MASK | MAC_PHYCFG1_TXCLK_TO_MASK |
 948                  MAC_PHYCFG1_RGMII_EXT_RX_DEC | MAC_PHYCFG1_RGMII_SND_STAT_EN);
 949         if (!(tp->tg3_flags3 & TG3_FLG3_RGMII_STD_IBND_DISABLE)) {
 950                 if (tp->tg3_flags3 & TG3_FLG3_RGMII_EXT_IBND_RX_EN)
 951                         val |= MAC_PHYCFG1_RGMII_EXT_RX_DEC;
 952                 if (tp->tg3_flags3 & TG3_FLG3_RGMII_EXT_IBND_TX_EN)
 953                         val |= MAC_PHYCFG1_RGMII_SND_STAT_EN;
 954         }
 955         val |= MAC_PHYCFG1_RXCLK_TIMEOUT | MAC_PHYCFG1_TXCLK_TIMEOUT |
 956                MAC_PHYCFG1_RGMII_INT | MAC_PHYCFG1_TXC_DRV;
 957         tw32(MAC_PHYCFG1, val);
 958
 959         val = tr32(MAC_EXT_RGMII_MODE);
 960         val &= ~(MAC_RGMII_MODE_RX_INT_B |
 961                  MAC_RGMII_MODE_RX_QUALITY |
 962                  MAC_RGMII_MODE_RX_ACTIVITY |
 963                  MAC_RGMII_MODE_RX_ENG_DET |
 964                  MAC_RGMII_MODE_TX_ENABLE |
 965                  MAC_RGMII_MODE_TX_LOWPWR |
 966                  MAC_RGMII_MODE_TX_RESET);
 967         if (!(tp->tg3_flags3 & TG3_FLG3_RGMII_STD_IBND_DISABLE)) {
 968                 if (tp->tg3_flags3 & TG3_FLG3_RGMII_EXT_IBND_RX_EN)
 969                         val |= MAC_RGMII_MODE_RX_INT_B |
 970                                MAC_RGMII_MODE_RX_QUALITY |
 971                                MAC_RGMII_MODE_RX_ACTIVITY |
 972                                MAC_RGMII_MODE_RX_ENG_DET;
 973                 if (tp->tg3_flags3 & TG3_FLG3_RGMII_EXT_IBND_TX_EN)
 974                         val |= MAC_RGMII_MODE_TX_ENABLE |
 975                                MAC_RGMII_MODE_TX_LOWPWR |
 976                                MAC_RGMII_MODE_TX_RESET;
 977         }
 978         tw32(MAC_EXT_RGMII_MODE, val);
 979 }
 980
 981 static void tg3_mdio_start(struct tg3 *tp)
 982 {
 983         if (tp->tg3_flags3 & TG3_FLG3_MDIOBUS_INITED) {
 984                 mutex_lock(&tp->mdio_bus->mdio_lock);
 985                 tp->tg3_flags3 &= ~TG3_FLG3_MDIOBUS_PAUSED;
 986                 mutex_unlock(&tp->mdio_bus->mdio_lock);
 987         }
 988
 989         tp->mi_mode &= ~MAC_MI_MODE_AUTO_POLL;
 990         tw32_f(MAC_MI_MODE, tp->mi_mode);
 991         udelay(80);
 992
 993         if ((tp->tg3_flags3 & TG3_FLG3_MDIOBUS_INITED) &&
 994             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785)
 995                 tg3_mdio_config_5785(tp);
 996 }
 997
 998 static void tg3_mdio_stop(struct tg3 *tp)
 999 {
1000         if (tp->tg3_flags3 & TG3_FLG3_MDIOBUS_INITED) {
1001                 mutex_lock(&tp->mdio_bus->mdio_lock);
1002                 tp->tg3_flags3 |= TG3_FLG3_MDIOBUS_PAUSED;
1003                 mutex_unlock(&tp->mdio_bus->mdio_lock);
1004         }
1005 }
1006
1007 static int tg3_mdio_init(struct tg3 *tp)
1008 {
1009         int i;
1010         u32 reg;
1011         struct phy_device *phydev;
1012
1013         tg3_mdio_start(tp);
1014
1015         if (!(tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB) ||
1016             (tp->tg3_flags3 & TG3_FLG3_MDIOBUS_INITED))
1017                 return 0;
1018
1019         tp->mdio_bus = mdiobus_alloc();
1020         if (tp->mdio_bus == NULL)
1021                 return -ENOMEM;
1022
1023         tp->mdio_bus->name     = "tg3 mdio bus";
1024         snprintf(tp->mdio_bus->id, MII_BUS_ID_SIZE, "%x",
1025                  (tp->pdev->bus->number << 8) | tp->pdev->devfn);
1026         tp->mdio_bus->priv     = tp;
1027         tp->mdio_bus->parent   = &tp->pdev->dev;
1028         tp->mdio_bus->read     = &tg3_mdio_read;
1029         tp->mdio_bus->write    = &tg3_mdio_write;
1030         tp->mdio_bus->reset    = &tg3_mdio_reset;
1031         tp->mdio_bus->phy_mask = ~(1 << PHY_ADDR);
1032         tp->mdio_bus->irq      = &tp->mdio_irq[0];
1033
1034         for (i = 0; i < PHY_MAX_ADDR; i++)
1035                 tp->mdio_bus->irq[i] = PHY_POLL;
1036
1037         /* The bus registration will look for all the PHYs on the mdio bus.
1038          * Unfortunately, it does not ensure the PHY is powered up before
1039          * accessing the PHY ID registers.  A chip reset is the
1040          * quickest way to bring the device back to an operational state..
1041          */
1042         if (tg3_readphy(tp, MII_BMCR, &reg) || (reg & BMCR_PDOWN))
1043                 tg3_bmcr_reset(tp);
1044
1045         i = mdiobus_register(tp->mdio_bus);
1046         if (i) {
1047                 printk(KERN_WARNING "%s: mdiobus_reg failed (0x%x)\n",
1048                         tp->dev->name, i);
1049                 mdiobus_free(tp->mdio_bus);
1050                 return i;
1051         }
1052
1053         phydev = tp->mdio_bus->phy_map[PHY_ADDR];
1054
1055         if (!phydev || !phydev->drv) {
1056                 printk(KERN_WARNING "%s: No PHY devices\n", tp->dev->name);
1057                 mdiobus_unregister(tp->mdio_bus);
1058                 mdiobus_free(tp->mdio_bus);
1059                 return -ENODEV;
1060         }
1061
1062         switch (phydev->drv->phy_id & phydev->drv->phy_id_mask) {
1063         case TG3_PHY_ID_BCM57780:
1064                 phydev->interface = PHY_INTERFACE_MODE_GMII;
1065                 break;
1066         case TG3_PHY_ID_BCM50610:
1067                 if (tp->tg3_flags3 & TG3_FLG3_RGMII_STD_IBND_DISABLE)
1068                         phydev->dev_flags |= PHY_BRCM_STD_IBND_DISABLE;
1069                 if (tp->tg3_flags3 & TG3_FLG3_RGMII_EXT_IBND_RX_EN)
1070                         phydev->dev_flags |= PHY_BRCM_EXT_IBND_RX_ENABLE;
1071                 if (tp->tg3_flags3 & TG3_FLG3_RGMII_EXT_IBND_TX_EN)
1072                         phydev->dev_flags |= PHY_BRCM_EXT_IBND_TX_ENABLE;
1073                 /* fallthru */
1074         case TG3_PHY_ID_RTL8211C:
1075                 phydev->interface = PHY_INTERFACE_MODE_RGMII;
1076                 break;
1077         case TG3_PHY_ID_RTL8201E:
1078         case TG3_PHY_ID_BCMAC131:
1079                 phydev->interface = PHY_INTERFACE_MODE_MII;
1080                 tp->tg3_flags3 |= TG3_FLG3_PHY_IS_FET;
1081                 break;
1082         }
1083
1084         tp->tg3_flags3 |= TG3_FLG3_MDIOBUS_INITED;
1085
1086         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785)
1087                 tg3_mdio_config_5785(tp);
1088
1089         return 0;
1090 }
1091
1092 static void tg3_mdio_fini(struct tg3 *tp)
1093 {
1094         if (tp->tg3_flags3 & TG3_FLG3_MDIOBUS_INITED) {
1095                 tp->tg3_flags3 &= ~TG3_FLG3_MDIOBUS_INITED;
1096                 mdiobus_unregister(tp->mdio_bus);
1097                 mdiobus_free(tp->mdio_bus);
1098                 tp->tg3_flags3 &= ~TG3_FLG3_MDIOBUS_PAUSED;
1099         }
1100 }
1101
1102 /* tp->lock is held. */
1103 static inline void tg3_generate_fw_event(struct tg3 *tp)
1104 {
1105         u32 val;
1106
1107         val = tr32(GRC_RX_CPU_EVENT);
1108         val |= GRC_RX_CPU_DRIVER_EVENT;
1109         tw32_f(GRC_RX_CPU_EVENT, val);
1110
1111         tp->last_event_jiffies = jiffies;
1112 }
1113
1114 #define TG3_FW_EVENT_TIMEOUT_USEC 2500
1115
1116 /* tp->lock is held. */
1117 static void tg3_wait_for_event_ack(struct tg3 *tp)
1118 {
1119         int i;
1120         unsigned int delay_cnt;
1121         long time_remain;
1122
1123         /* If enough time has passed, no wait is necessary. */
1124         time_remain = (long)(tp->last_event_jiffies + 1 +
1125                       usecs_to_jiffies(TG3_FW_EVENT_TIMEOUT_USEC)) -
1126                       (long)jiffies;
1127         if (time_remain < 0)
1128                 return;
1129
1130         /* Check if we can shorten the wait time. */
1131         delay_cnt = jiffies_to_usecs(time_remain);
1132         if (delay_cnt > TG3_FW_EVENT_TIMEOUT_USEC)
1133                 delay_cnt = TG3_FW_EVENT_TIMEOUT_USEC;
1134         delay_cnt = (delay_cnt >> 3) + 1;
1135
1136         for (i = 0; i < delay_cnt; i++) {
1137                 if (!(tr32(GRC_RX_CPU_EVENT) & GRC_RX_CPU_DRIVER_EVENT))
1138                         break;
1139                 udelay(8);
1140         }
1141 }
1142
1143 /* tp->lock is held. */
1144 static void tg3_ump_link_report(struct tg3 *tp)
1145 {
1146         u32 reg;
1147         u32 val;
1148
1149         if (!(tp->tg3_flags2 & TG3_FLG2_5780_CLASS) ||
1150             !(tp->tg3_flags  & TG3_FLAG_ENABLE_ASF))
1151                 return;
1152
1153         tg3_wait_for_event_ack(tp);
1154
1155         tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_LINK_UPDATE);
1156
1157         tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 14);
1158
1159         val = 0;
1160         if (!tg3_readphy(tp, MII_BMCR, &reg))
1161                 val = reg << 16;
1162         if (!tg3_readphy(tp, MII_BMSR, &reg))
1163                 val |= (reg & 0xffff);
1164         tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX, val);
1165
1166         val = 0;
1167         if (!tg3_readphy(tp, MII_ADVERTISE, &reg))
1168                 val = reg << 16;
1169         if (!tg3_readphy(tp, MII_LPA, &reg))
1170                 val |= (reg & 0xffff);
1171         tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 4, val);
1172
1173         val = 0;
1174         if (!(tp->tg3_flags2 & TG3_FLG2_MII_SERDES)) {
1175                 if (!tg3_readphy(tp, MII_CTRL1000, &reg))
1176                         val = reg << 16;
1177                 if (!tg3_readphy(tp, MII_STAT1000, &reg))
1178                         val |= (reg & 0xffff);
1179         }
1180         tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 8, val);
1181
1182         if (!tg3_readphy(tp, MII_PHYADDR, &reg))
1183                 val = reg << 16;
1184         else
1185                 val = 0;
1186         tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 12, val);
1187
1188         tg3_generate_fw_event(tp);
1189 }
1190
1191 static void tg3_link_report(struct tg3 *tp)
1192 {
1193         if (!netif_carrier_ok(tp->dev)) {
1194                 if (netif_msg_link(tp))
1195                         printk(KERN_INFO PFX "%s: Link is down.\n",
1196                                tp->dev->name);
1197                 tg3_ump_link_report(tp);
1198         } else if (netif_msg_link(tp)) {
1199                 printk(KERN_INFO PFX "%s: Link is up at %d Mbps, %s duplex.\n",
1200                        tp->dev->name,
1201                        (tp->link_config.active_speed == SPEED_1000 ?
1202                         1000 :
1203                         (tp->link_config.active_speed == SPEED_100 ?
1204                          100 : 10)),
1205                        (tp->link_config.active_duplex == DUPLEX_FULL ?
1206                         "full" : "half"));
1207
1208                 printk(KERN_INFO PFX
1209                        "%s: Flow control is %s for TX and %s for RX.\n",
1210                        tp->dev->name,
1211                        (tp->link_config.active_flowctrl & FLOW_CTRL_TX) ?
1212                        "on" : "off",
1213                        (tp->link_config.active_flowctrl & FLOW_CTRL_RX) ?
1214                        "on" : "off");
1215                 tg3_ump_link_report(tp);
1216         }
1217 }
1218
1219 static u16 tg3_advert_flowctrl_1000T(u8 flow_ctrl)
1220 {
1221         u16 miireg;
1222
1223         if ((flow_ctrl & FLOW_CTRL_TX) && (flow_ctrl & FLOW_CTRL_RX))
1224                 miireg = ADVERTISE_PAUSE_CAP;
1225         else if (flow_ctrl & FLOW_CTRL_TX)
1226                 miireg = ADVERTISE_PAUSE_ASYM;
1227         else if (flow_ctrl & FLOW_CTRL_RX)
1228                 miireg = ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
1229         else
1230                 miireg = 0;
1231
1232         return miireg;
1233 }
1234
1235 static u16 tg3_advert_flowctrl_1000X(u8 flow_ctrl)
1236 {
1237         u16 miireg;
1238
1239         if ((flow_ctrl & FLOW_CTRL_TX) && (flow_ctrl & FLOW_CTRL_RX))
1240                 miireg = ADVERTISE_1000XPAUSE;
1241         else if (flow_ctrl & FLOW_CTRL_TX)
1242                 miireg = ADVERTISE_1000XPSE_ASYM;
1243         else if (flow_ctrl & FLOW_CTRL_RX)
1244                 miireg = ADVERTISE_1000XPAUSE | ADVERTISE_1000XPSE_ASYM;
1245         else
1246                 miireg = 0;
1247
1248         return miireg;
1249 }
1250
1251 static u8 tg3_resolve_flowctrl_1000X(u16 lcladv, u16 rmtadv)
1252 {
1253         u8 cap = 0;
1254
1255         if (lcladv & ADVERTISE_1000XPAUSE) {
1256                 if (lcladv & ADVERTISE_1000XPSE_ASYM) {
1257                         if (rmtadv & LPA_1000XPAUSE)
1258                                 cap = FLOW_CTRL_TX | FLOW_CTRL_RX;
1259                         else if (rmtadv & LPA_1000XPAUSE_ASYM)
1260                                 cap = FLOW_CTRL_RX;
1261                 } else {
1262                         if (rmtadv & LPA_1000XPAUSE)
1263                                 cap = FLOW_CTRL_TX | FLOW_CTRL_RX;
1264                 }
1265         } else if (lcladv & ADVERTISE_1000XPSE_ASYM) {
1266                 if ((rmtadv & LPA_1000XPAUSE) && (rmtadv & LPA_1000XPAUSE_ASYM))
1267                         cap = FLOW_CTRL_TX;
1268         }
1269
1270         return cap;
1271 }
1272
1273 static void tg3_setup_flow_control(struct tg3 *tp, u32 lcladv, u32 rmtadv)
1274 {
1275         u8 autoneg;
1276         u8 flowctrl = 0;
1277         u32 old_rx_mode = tp->rx_mode;
1278         u32 old_tx_mode = tp->tx_mode;
1279
1280         if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB)
1281                 autoneg = tp->mdio_bus->phy_map[PHY_ADDR]->autoneg;
1282         else
1283                 autoneg = tp->link_config.autoneg;
1284
1285         if (autoneg == AUTONEG_ENABLE &&
1286             (tp->tg3_flags & TG3_FLAG_PAUSE_AUTONEG)) {
1287                 if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)
1288                         flowctrl = tg3_resolve_flowctrl_1000X(lcladv, rmtadv);
1289                 else
1290                         flowctrl = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
1291         } else
1292                 flowctrl = tp->link_config.flowctrl;
1293
1294         tp->link_config.active_flowctrl = flowctrl;
1295
1296         if (flowctrl & FLOW_CTRL_RX)
1297                 tp->rx_mode |= RX_MODE_FLOW_CTRL_ENABLE;
1298         else
1299                 tp->rx_mode &= ~RX_MODE_FLOW_CTRL_ENABLE;
1300
1301         if (old_rx_mode != tp->rx_mode)
1302                 tw32_f(MAC_RX_MODE, tp->rx_mode);
1303
1304         if (flowctrl & FLOW_CTRL_TX)
1305                 tp->tx_mode |= TX_MODE_FLOW_CTRL_ENABLE;
1306         else
1307                 tp->tx_mode &= ~TX_MODE_FLOW_CTRL_ENABLE;
1308
1309         if (old_tx_mode != tp->tx_mode)
1310                 tw32_f(MAC_TX_MODE, tp->tx_mode);
1311 }
1312
1313 static void tg3_adjust_link(struct net_device *dev)
1314 {
1315         u8 oldflowctrl, linkmesg = 0;
1316         u32 mac_mode, lcl_adv, rmt_adv;
1317         struct tg3 *tp = netdev_priv(dev);
1318         struct phy_device *phydev = tp->mdio_bus->phy_map[PHY_ADDR];
1319
1320         spin_lock(&tp->lock);
1321
1322         mac_mode = tp->mac_mode & ~(MAC_MODE_PORT_MODE_MASK |
1323                                     MAC_MODE_HALF_DUPLEX);
1324
1325         oldflowctrl = tp->link_config.active_flowctrl;
1326
1327         if (phydev->link) {
1328                 lcl_adv = 0;
1329                 rmt_adv = 0;
1330
1331                 if (phydev->speed == SPEED_100 || phydev->speed == SPEED_10)
1332                         mac_mode |= MAC_MODE_PORT_MODE_MII;
1333                 else
1334                         mac_mode |= MAC_MODE_PORT_MODE_GMII;
1335
1336                 if (phydev->duplex == DUPLEX_HALF)
1337                         mac_mode |= MAC_MODE_HALF_DUPLEX;
1338                 else {
1339                         lcl_adv = tg3_advert_flowctrl_1000T(
1340                                   tp->link_config.flowctrl);
1341
1342                         if (phydev->pause)
1343                                 rmt_adv = LPA_PAUSE_CAP;
1344                         if (phydev->asym_pause)
1345                                 rmt_adv |= LPA_PAUSE_ASYM;
1346                 }
1347
1348                 tg3_setup_flow_control(tp, lcl_adv, rmt_adv);
1349         } else
1350                 mac_mode |= MAC_MODE_PORT_MODE_GMII;
1351
1352         if (mac_mode != tp->mac_mode) {
1353                 tp->mac_mode = mac_mode;
1354                 tw32_f(MAC_MODE, tp->mac_mode);
1355                 udelay(40);
1356         }
1357
1358         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785) {
1359                 if (phydev->speed == SPEED_10)
1360                         tw32(MAC_MI_STAT,
1361                              MAC_MI_STAT_10MBPS_MODE |
1362                              MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
1363                 else
1364                         tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
1365         }
1366
1367         if (phydev->speed == SPEED_1000 && phydev->duplex == DUPLEX_HALF)
1368                 tw32(MAC_TX_LENGTHS,
1369                      ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
1370                       (6 << TX_LENGTHS_IPG_SHIFT) |
1371                       (0xff << TX_LENGTHS_SLOT_TIME_SHIFT)));
1372         else
1373                 tw32(MAC_TX_LENGTHS,
1374                      ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
1375                       (6 << TX_LENGTHS_IPG_SHIFT) |
1376                       (32 << TX_LENGTHS_SLOT_TIME_SHIFT)));
1377
1378         if ((phydev->link && tp->link_config.active_speed == SPEED_INVALID) ||
1379             (!phydev->link && tp->link_config.active_speed != SPEED_INVALID) ||
1380             phydev->speed != tp->link_config.active_speed ||
1381             phydev->duplex != tp->link_config.active_duplex ||
1382             oldflowctrl != tp->link_config.active_flowctrl)
1383             linkmesg = 1;
1384
1385         tp->link_config.active_speed = phydev->speed;
1386         tp->link_config.active_duplex = phydev->duplex;
1387
1388         spin_unlock(&tp->lock);
1389
1390         if (linkmesg)
1391                 tg3_link_report(tp);
1392 }
1393
1394 static int tg3_phy_init(struct tg3 *tp)
1395 {
1396         struct phy_device *phydev;
1397
1398         if (tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED)
1399                 return 0;
1400
1401         /* Bring the PHY back to a known state. */
1402         tg3_bmcr_reset(tp);
1403
1404         phydev = tp->mdio_bus->phy_map[PHY_ADDR];
1405
1406         /* Attach the MAC to the PHY. */
1407         phydev = phy_connect(tp->dev, dev_name(&phydev->dev), tg3_adjust_link,
1408                              phydev->dev_flags, phydev->interface);
1409         if (IS_ERR(phydev)) {
1410                 printk(KERN_ERR "%s: Could not attach to PHY\n", tp->dev->name);
1411                 return PTR_ERR(phydev);
1412         }
1413
1414         /* Mask with MAC supported features. */
1415         switch (phydev->interface) {
1416         case PHY_INTERFACE_MODE_GMII:
1417         case PHY_INTERFACE_MODE_RGMII:
1418                 if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY)) {
1419                         phydev->supported &= (PHY_GBIT_FEATURES |
1420                                               SUPPORTED_Pause |
1421                                               SUPPORTED_Asym_Pause);
1422                         break;
1423                 }
1424                 /* fallthru */
1425         case PHY_INTERFACE_MODE_MII:
1426                 phydev->supported &= (PHY_BASIC_FEATURES |
1427                                       SUPPORTED_Pause |
1428                                       SUPPORTED_Asym_Pause);
1429                 break;
1430         default:
1431                 phy_disconnect(tp->mdio_bus->phy_map[PHY_ADDR]);
1432                 return -EINVAL;
1433         }
1434
1435         tp->tg3_flags3 |= TG3_FLG3_PHY_CONNECTED;
1436
1437         phydev->advertising = phydev->supported;
1438
1439         return 0;
1440 }
1441
1442 static void tg3_phy_start(struct tg3 *tp)
1443 {
1444         struct phy_device *phydev;
1445
1446         if (!(tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED))
1447                 return;
1448
1449         phydev = tp->mdio_bus->phy_map[PHY_ADDR];
1450
1451         if (tp->link_config.phy_is_low_power) {
1452                 tp->link_config.phy_is_low_power = 0;
1453                 phydev->speed = tp->link_config.orig_speed;
1454                 phydev->duplex = tp->link_config.orig_duplex;
1455                 phydev->autoneg = tp->link_config.orig_autoneg;
1456                 phydev->advertising = tp->link_config.orig_advertising;
1457         }
1458
1459         phy_start(phydev);
1460
1461         phy_start_aneg(phydev);
1462 }
1463
1464 static void tg3_phy_stop(struct tg3 *tp)
1465 {
1466         if (!(tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED))
1467                 return;
1468
1469         phy_stop(tp->mdio_bus->phy_map[PHY_ADDR]);
1470 }
1471
1472 static void tg3_phy_fini(struct tg3 *tp)
1473 {
1474         if (tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED) {
1475                 phy_disconnect(tp->mdio_bus->phy_map[PHY_ADDR]);
1476                 tp->tg3_flags3 &= ~TG3_FLG3_PHY_CONNECTED;
1477         }
1478 }
1479
1480 static void tg3_phydsp_write(struct tg3 *tp, u32 reg, u32 val)
1481 {
1482         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, reg);
1483         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, val);
1484 }
1485
1486 static void tg3_phy_fet_toggle_apd(struct tg3 *tp, bool enable)
1487 {
1488         u32 phytest;
1489
1490         if (!tg3_readphy(tp, MII_TG3_FET_TEST, &phytest)) {
1491                 u32 phy;
1492
1493                 tg3_writephy(tp, MII_TG3_FET_TEST,
1494                              phytest | MII_TG3_FET_SHADOW_EN);
1495                 if (!tg3_readphy(tp, MII_TG3_FET_SHDW_AUXSTAT2, &phy)) {
1496                         if (enable)
1497                                 phy |= MII_TG3_FET_SHDW_AUXSTAT2_APD;
1498                         else
1499                                 phy &= ~MII_TG3_FET_SHDW_AUXSTAT2_APD;
1500                         tg3_writephy(tp, MII_TG3_FET_SHDW_AUXSTAT2, phy);
1501                 }
1502                 tg3_writephy(tp, MII_TG3_FET_TEST, phytest);
1503         }
1504 }
1505
1506 static void tg3_phy_toggle_apd(struct tg3 *tp, bool enable)
1507 {
1508         u32 reg;
1509
1510         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
1511                 return;
1512
1513         if (tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET) {
1514                 tg3_phy_fet_toggle_apd(tp, enable);
1515                 return;
1516         }
1517
1518         reg = MII_TG3_MISC_SHDW_WREN |
1519               MII_TG3_MISC_SHDW_SCR5_SEL |
1520               MII_TG3_MISC_SHDW_SCR5_LPED |
1521               MII_TG3_MISC_SHDW_SCR5_DLPTLM |
1522               MII_TG3_MISC_SHDW_SCR5_SDTL |
1523               MII_TG3_MISC_SHDW_SCR5_C125OE;
1524         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5784 || !enable)
1525                 reg |= MII_TG3_MISC_SHDW_SCR5_DLLAPD;
1526
1527         tg3_writephy(tp, MII_TG3_MISC_SHDW, reg);
1528
1529
1530         reg = MII_TG3_MISC_SHDW_WREN |
1531               MII_TG3_MISC_SHDW_APD_SEL |
1532               MII_TG3_MISC_SHDW_APD_WKTM_84MS;
1533         if (enable)
1534                 reg |= MII_TG3_MISC_SHDW_APD_ENABLE;
1535
1536         tg3_writephy(tp, MII_TG3_MISC_SHDW, reg);
1537 }
1538
1539 static void tg3_phy_toggle_automdix(struct tg3 *tp, int enable)
1540 {
1541         u32 phy;
1542
1543         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS) ||
1544             (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES))
1545                 return;
1546
1547         if (tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET) {
1548                 u32 ephy;
1549
1550                 if (!tg3_readphy(tp, MII_TG3_FET_TEST, &ephy)) {
1551                         u32 reg = MII_TG3_FET_SHDW_MISCCTRL;
1552
1553                         tg3_writephy(tp, MII_TG3_FET_TEST,
1554                                      ephy | MII_TG3_FET_SHADOW_EN);
1555                         if (!tg3_readphy(tp, reg, &phy)) {
1556                                 if (enable)
1557                                         phy |= MII_TG3_FET_SHDW_MISCCTRL_MDIX;
1558                                 else
1559                                         phy &= ~MII_TG3_FET_SHDW_MISCCTRL_MDIX;
1560                                 tg3_writephy(tp, reg, phy);
1561                         }
1562                         tg3_writephy(tp, MII_TG3_FET_TEST, ephy);
1563                 }
1564         } else {
1565                 phy = MII_TG3_AUXCTL_MISC_RDSEL_MISC |
1566                       MII_TG3_AUXCTL_SHDWSEL_MISC;
1567                 if (!tg3_writephy(tp, MII_TG3_AUX_CTRL, phy) &&
1568                     !tg3_readphy(tp, MII_TG3_AUX_CTRL, &phy)) {
1569                         if (enable)
1570                                 phy |= MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
1571                         else
1572                                 phy &= ~MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
1573                         phy |= MII_TG3_AUXCTL_MISC_WREN;
1574                         tg3_writephy(tp, MII_TG3_AUX_CTRL, phy);
1575                 }
1576         }
1577 }
1578
1579 static void tg3_phy_set_wirespeed(struct tg3 *tp)
1580 {
1581         u32 val;
1582
1583         if (tp->tg3_flags2 & TG3_FLG2_NO_ETH_WIRE_SPEED)
1584                 return;
1585
1586         if (!tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x7007) &&
1587             !tg3_readphy(tp, MII_TG3_AUX_CTRL, &val))
1588                 tg3_writephy(tp, MII_TG3_AUX_CTRL,
1589                              (val | (1 << 15) | (1 << 4)));
1590 }
1591
1592 static void tg3_phy_apply_otp(struct tg3 *tp)
1593 {
1594         u32 otp, phy;
1595
1596         if (!tp->phy_otp)
1597                 return;
1598
1599         otp = tp->phy_otp;
1600
1601         /* Enable SM_DSP clock and tx 6dB coding. */
1602         phy = MII_TG3_AUXCTL_SHDWSEL_AUXCTL |
1603               MII_TG3_AUXCTL_ACTL_SMDSP_ENA |
1604               MII_TG3_AUXCTL_ACTL_TX_6DB;
1605         tg3_writephy(tp, MII_TG3_AUX_CTRL, phy);
1606
1607         phy = ((otp & TG3_OTP_AGCTGT_MASK) >> TG3_OTP_AGCTGT_SHIFT);
1608         phy |= MII_TG3_DSP_TAP1_AGCTGT_DFLT;
1609         tg3_phydsp_write(tp, MII_TG3_DSP_TAP1, phy);
1610
1611         phy = ((otp & TG3_OTP_HPFFLTR_MASK) >> TG3_OTP_HPFFLTR_SHIFT) |
1612               ((otp & TG3_OTP_HPFOVER_MASK) >> TG3_OTP_HPFOVER_SHIFT);
1613         tg3_phydsp_write(tp, MII_TG3_DSP_AADJ1CH0, phy);
1614
1615         phy = ((otp & TG3_OTP_LPFDIS_MASK) >> TG3_OTP_LPFDIS_SHIFT);
1616         phy |= MII_TG3_DSP_AADJ1CH3_ADCCKADJ;
1617         tg3_phydsp_write(tp, MII_TG3_DSP_AADJ1CH3, phy);
1618
1619         phy = ((otp & TG3_OTP_VDAC_MASK) >> TG3_OTP_VDAC_SHIFT);
1620         tg3_phydsp_write(tp, MII_TG3_DSP_EXP75, phy);
1621
1622         phy = ((otp & TG3_OTP_10BTAMP_MASK) >> TG3_OTP_10BTAMP_SHIFT);
1623         tg3_phydsp_write(tp, MII_TG3_DSP_EXP96, phy);
1624
1625         phy = ((otp & TG3_OTP_ROFF_MASK) >> TG3_OTP_ROFF_SHIFT) |
1626               ((otp & TG3_OTP_RCOFF_MASK) >> TG3_OTP_RCOFF_SHIFT);
1627         tg3_phydsp_write(tp, MII_TG3_DSP_EXP97, phy);
1628
1629         /* Turn off SM_DSP clock. */
1630         phy = MII_TG3_AUXCTL_SHDWSEL_AUXCTL |
1631               MII_TG3_AUXCTL_ACTL_TX_6DB;
1632         tg3_writephy(tp, MII_TG3_AUX_CTRL, phy);
1633 }
1634
1635 static int tg3_wait_macro_done(struct tg3 *tp)
1636 {
1637         int limit = 100;
1638
1639         while (limit--) {
1640                 u32 tmp32;
1641
1642                 if (!tg3_readphy(tp, 0x16, &tmp32)) {
1643                         if ((tmp32 & 0x1000) == 0)
1644                                 break;
1645                 }
1646         }
1647         if (limit < 0)
1648                 return -EBUSY;
1649
1650         return 0;
1651 }
1652
1653 static int tg3_phy_write_and_check_testpat(struct tg3 *tp, int *resetp)
1654 {
1655         static const u32 test_pat[4][6] = {
1656         { 0x00005555, 0x00000005, 0x00002aaa, 0x0000000a, 0x00003456, 0x00000003 },
1657         { 0x00002aaa, 0x0000000a, 0x00003333, 0x00000003, 0x0000789a, 0x00000005 },
1658         { 0x00005a5a, 0x00000005, 0x00002a6a, 0x0000000a, 0x00001bcd, 0x00000003 },
1659         { 0x00002a5a, 0x0000000a, 0x000033c3, 0x00000003, 0x00002ef1, 0x00000005 }
1660         };
1661         int chan;
1662
1663         for (chan = 0; chan < 4; chan++) {
1664                 int i;
1665
1666                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
1667                              (chan * 0x2000) | 0x0200);
1668                 tg3_writephy(tp, 0x16, 0x0002);
1669
1670                 for (i = 0; i < 6; i++)
1671                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT,
1672                                      test_pat[chan][i]);
1673
1674                 tg3_writephy(tp, 0x16, 0x0202);
1675                 if (tg3_wait_macro_done(tp)) {
1676                         *resetp = 1;
1677                         return -EBUSY;
1678                 }
1679
1680                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
1681                              (chan * 0x2000) | 0x0200);
1682                 tg3_writephy(tp, 0x16, 0x0082);
1683                 if (tg3_wait_macro_done(tp)) {
1684                         *resetp = 1;
1685                         return -EBUSY;
1686                 }
1687
1688                 tg3_writephy(tp, 0x16, 0x0802);
1689                 if (tg3_wait_macro_done(tp)) {
1690                         *resetp = 1;
1691                         return -EBUSY;
1692                 }
1693
1694                 for (i = 0; i < 6; i += 2) {
1695                         u32 low, high;
1696
1697                         if (tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &low) ||
1698                             tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &high) ||
1699                             tg3_wait_macro_done(tp)) {
1700                                 *resetp = 1;
1701                                 return -EBUSY;
1702                         }
1703                         low &= 0x7fff;
1704                         high &= 0x000f;
1705                         if (low != test_pat[chan][i] ||
1706                             high != test_pat[chan][i+1]) {
1707                                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000b);
1708                                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4001);
1709                                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4005);
1710
1711                                 return -EBUSY;
1712                         }
1713                 }
1714         }
1715
1716         return 0;
1717 }
1718
1719 static int tg3_phy_reset_chanpat(struct tg3 *tp)
1720 {
1721         int chan;
1722
1723         for (chan = 0; chan < 4; chan++) {
1724                 int i;
1725
1726                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
1727                              (chan * 0x2000) | 0x0200);
1728                 tg3_writephy(tp, 0x16, 0x0002);
1729                 for (i = 0; i < 6; i++)
1730                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x000);
1731                 tg3_writephy(tp, 0x16, 0x0202);
1732                 if (tg3_wait_macro_done(tp))
1733                         return -EBUSY;
1734         }
1735
1736         return 0;
1737 }
1738
1739 static int tg3_phy_reset_5703_4_5(struct tg3 *tp)
1740 {
1741         u32 reg32, phy9_orig;
1742         int retries, do_phy_reset, err;
1743
1744         retries = 10;
1745         do_phy_reset = 1;
1746         do {
1747                 if (do_phy_reset) {
1748                         err = tg3_bmcr_reset(tp);
1749                         if (err)
1750                                 return err;
1751                         do_phy_reset = 0;
1752                 }
1753
1754                 /* Disable transmitter and interrupt.  */
1755                 if (tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32))
1756                         continue;
1757
1758                 reg32 |= 0x3000;
1759                 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
1760
1761                 /* Set full-duplex, 1000 mbps.  */
1762                 tg3_writephy(tp, MII_BMCR,
1763                              BMCR_FULLDPLX | TG3_BMCR_SPEED1000);
1764
1765                 /* Set to master mode.  */
1766                 if (tg3_readphy(tp, MII_TG3_CTRL, &phy9_orig))
1767                         continue;
1768
1769                 tg3_writephy(tp, MII_TG3_CTRL,
1770                              (MII_TG3_CTRL_AS_MASTER |
1771                               MII_TG3_CTRL_ENABLE_AS_MASTER));
1772
1773                 /* Enable SM_DSP_CLOCK and 6dB.  */
1774                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
1775
1776                 /* Block the PHY control access.  */
1777                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8005);
1778                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0800);
1779
1780                 err = tg3_phy_write_and_check_testpat(tp, &do_phy_reset);
1781                 if (!err)
1782                         break;
1783         } while (--retries);
1784
1785         err = tg3_phy_reset_chanpat(tp);
1786         if (err)
1787                 return err;
1788
1789         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8005);
1790         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0000);
1791
1792         tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8200);
1793         tg3_writephy(tp, 0x16, 0x0000);
1794
1795         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
1796             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
1797                 /* Set Extended packet length bit for jumbo frames */
1798                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4400);
1799         }
1800         else {
1801                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
1802         }
1803
1804         tg3_writephy(tp, MII_TG3_CTRL, phy9_orig);
1805
1806         if (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32)) {
1807                 reg32 &= ~0x3000;
1808                 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
1809         } else if (!err)
1810                 err = -EBUSY;
1811
1812         return err;
1813 }
1814
1815 /* This will reset the tigon3 PHY if there is no valid
1816  * link unless the FORCE argument is non-zero.
1817  */
1818 static int tg3_phy_reset(struct tg3 *tp)
1819 {
1820         u32 cpmuctrl;
1821         u32 phy_status;
1822         int err;
1823
1824         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
1825                 u32 val;
1826
1827                 val = tr32(GRC_MISC_CFG);
1828                 tw32_f(GRC_MISC_CFG, val & ~GRC_MISC_CFG_EPHY_IDDQ);
1829                 udelay(40);
1830         }
1831         err  = tg3_readphy(tp, MII_BMSR, &phy_status);
1832         err |= tg3_readphy(tp, MII_BMSR, &phy_status);
1833         if (err != 0)
1834                 return -EBUSY;
1835
1836         if (netif_running(tp->dev) && netif_carrier_ok(tp->dev)) {
1837                 netif_carrier_off(tp->dev);
1838                 tg3_link_report(tp);
1839         }
1840
1841         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
1842             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 ||
1843             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
1844                 err = tg3_phy_reset_5703_4_5(tp);
1845                 if (err)
1846                         return err;
1847                 goto out;
1848         }
1849
1850         cpmuctrl = 0;
1851         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 &&
1852             GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5784_AX) {
1853                 cpmuctrl = tr32(TG3_CPMU_CTRL);
1854                 if (cpmuctrl & CPMU_CTRL_GPHY_10MB_RXONLY)
1855                         tw32(TG3_CPMU_CTRL,
1856                              cpmuctrl & ~CPMU_CTRL_GPHY_10MB_RXONLY);
1857         }
1858
1859         err = tg3_bmcr_reset(tp);
1860         if (err)
1861                 return err;
1862
1863         if (cpmuctrl & CPMU_CTRL_GPHY_10MB_RXONLY) {
1864                 u32 phy;
1865
1866                 phy = MII_TG3_DSP_EXP8_AEDW | MII_TG3_DSP_EXP8_REJ2MHz;
1867                 tg3_phydsp_write(tp, MII_TG3_DSP_EXP8, phy);
1868
1869                 tw32(TG3_CPMU_CTRL, cpmuctrl);
1870         }
1871
1872         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5784_AX ||
1873             GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5761_AX) {
1874                 u32 val;
1875
1876                 val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
1877                 if ((val & CPMU_LSPD_1000MB_MACCLK_MASK) ==
1878                     CPMU_LSPD_1000MB_MACCLK_12_5) {
1879                         val &= ~CPMU_LSPD_1000MB_MACCLK_MASK;
1880                         udelay(40);
1881                         tw32_f(TG3_CPMU_LSPD_1000MB_CLK, val);
1882                 }
1883         }
1884
1885         tg3_phy_apply_otp(tp);
1886
1887         if (tp->tg3_flags3 & TG3_FLG3_PHY_ENABLE_APD)
1888                 tg3_phy_toggle_apd(tp, true);
1889         else
1890                 tg3_phy_toggle_apd(tp, false);
1891
1892 out:
1893         if (tp->tg3_flags2 & TG3_FLG2_PHY_ADC_BUG) {
1894                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
1895                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
1896                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x2aaa);
1897                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
1898                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0323);
1899                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
1900         }
1901         if (tp->tg3_flags2 & TG3_FLG2_PHY_5704_A0_BUG) {
1902                 tg3_writephy(tp, 0x1c, 0x8d68);
1903                 tg3_writephy(tp, 0x1c, 0x8d68);
1904         }
1905         if (tp->tg3_flags2 & TG3_FLG2_PHY_BER_BUG) {
1906                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
1907                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
1908                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x310b);
1909                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
1910                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x9506);
1911                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x401f);
1912                 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x14e2);
1913                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
1914         }
1915         else if (tp->tg3_flags2 & TG3_FLG2_PHY_JITTER_BUG) {
1916                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0c00);
1917                 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
1918                 if (tp->tg3_flags2 & TG3_FLG2_PHY_ADJUST_TRIM) {
1919                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x110b);
1920                         tg3_writephy(tp, MII_TG3_TEST1,
1921                                      MII_TG3_TEST1_TRIM_EN | 0x4);
1922                 } else
1923                         tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x010b);
1924                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0400);
1925         }
1926         /* Set Extended packet length bit (bit 14) on all chips that */
1927         /* support jumbo frames */
1928         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401) {
1929                 /* Cannot do read-modify-write on 5401 */
1930                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4c20);
1931         } else if (tp->tg3_flags & TG3_FLAG_JUMBO_CAPABLE) {
1932                 u32 phy_reg;
1933
1934                 /* Set bit 14 with read-modify-write to preserve other bits */
1935                 if (!tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x0007) &&
1936                     !tg3_readphy(tp, MII_TG3_AUX_CTRL, &phy_reg))
1937                         tg3_writephy(tp, MII_TG3_AUX_CTRL, phy_reg | 0x4000);
1938         }
1939
1940         /* Set phy register 0x10 bit 0 to high fifo elasticity to support
1941          * jumbo frames transmission.
1942          */
1943         if (tp->tg3_flags & TG3_FLAG_JUMBO_CAPABLE) {
1944                 u32 phy_reg;
1945
1946                 if (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &phy_reg))
1947                     tg3_writephy(tp, MII_TG3_EXT_CTRL,
1948                                  phy_reg | MII_TG3_EXT_CTRL_FIFO_ELASTIC);
1949         }
1950
1951         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
1952                 /* adjust output voltage */
1953                 tg3_writephy(tp, MII_TG3_FET_PTEST, 0x12);
1954         }
1955
1956         tg3_phy_toggle_automdix(tp, 1);
1957         tg3_phy_set_wirespeed(tp);
1958         return 0;
1959 }
1960
1961 static void tg3_frob_aux_power(struct tg3 *tp)
1962 {
1963         struct tg3 *tp_peer = tp;
1964
1965         if ((tp->tg3_flags2 & TG3_FLG2_IS_NIC) == 0)
1966                 return;
1967
1968         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) ||
1969             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714)) {
1970                 struct net_device *dev_peer;
1971
1972                 dev_peer = pci_get_drvdata(tp->pdev_peer);
1973                 /* remove_one() may have been run on the peer. */
1974                 if (!dev_peer)
1975                         tp_peer = tp;
1976                 else
1977                         tp_peer = netdev_priv(dev_peer);
1978         }
1979
1980         if ((tp->tg3_flags & TG3_FLAG_WOL_ENABLE) != 0 ||
1981             (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0 ||
1982             (tp_peer->tg3_flags & TG3_FLAG_WOL_ENABLE) != 0 ||
1983             (tp_peer->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0) {
1984                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
1985                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
1986                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
1987                                     (GRC_LCLCTRL_GPIO_OE0 |
1988                                      GRC_LCLCTRL_GPIO_OE1 |
1989                                      GRC_LCLCTRL_GPIO_OE2 |
1990                                      GRC_LCLCTRL_GPIO_OUTPUT0 |
1991                                      GRC_LCLCTRL_GPIO_OUTPUT1),
1992                                     100);
1993                 } else if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761 ||
1994                            tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761S) {
1995                         /* The 5761 non-e device swaps GPIO 0 and GPIO 2. */
1996                         u32 grc_local_ctrl = GRC_LCLCTRL_GPIO_OE0 |
1997                                              GRC_LCLCTRL_GPIO_OE1 |
1998                                              GRC_LCLCTRL_GPIO_OE2 |
1999                                              GRC_LCLCTRL_GPIO_OUTPUT0 |
2000                                              GRC_LCLCTRL_GPIO_OUTPUT1 |
2001                                              tp->grc_local_ctrl;
2002                         tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl, 100);
2003
2004                         grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT2;
2005                         tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl, 100);
2006
2007                         grc_local_ctrl &= ~GRC_LCLCTRL_GPIO_OUTPUT0;
2008                         tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl, 100);
2009                 } else {
2010                         u32 no_gpio2;
2011                         u32 grc_local_ctrl = 0;
2012
2013                         if (tp_peer != tp &&
2014                             (tp_peer->tg3_flags & TG3_FLAG_INIT_COMPLETE) != 0)
2015                                 return;
2016
2017                         /* Workaround to prevent overdrawing Amps. */
2018                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
2019                             ASIC_REV_5714) {
2020                                 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
2021                                 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2022                                             grc_local_ctrl, 100);
2023                         }
2024
2025                         /* On 5753 and variants, GPIO2 cannot be used. */
2026                         no_gpio2 = tp->nic_sram_data_cfg &
2027                                     NIC_SRAM_DATA_CFG_NO_GPIO2;
2028
2029                         grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE0 |
2030                                          GRC_LCLCTRL_GPIO_OE1 |
2031                                          GRC_LCLCTRL_GPIO_OE2 |
2032                                          GRC_LCLCTRL_GPIO_OUTPUT1 |
2033                                          GRC_LCLCTRL_GPIO_OUTPUT2;
2034                         if (no_gpio2) {
2035                                 grc_local_ctrl &= ~(GRC_LCLCTRL_GPIO_OE2 |
2036                                                     GRC_LCLCTRL_GPIO_OUTPUT2);
2037                         }
2038                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2039                                                     grc_local_ctrl, 100);
2040
2041                         grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT0;
2042
2043                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2044                                                     grc_local_ctrl, 100);
2045
2046                         if (!no_gpio2) {
2047                                 grc_local_ctrl &= ~GRC_LCLCTRL_GPIO_OUTPUT2;
2048                                 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2049                                             grc_local_ctrl, 100);
2050                         }
2051                 }
2052         } else {
2053                 if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
2054                     GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) {
2055                         if (tp_peer != tp &&
2056                             (tp_peer->tg3_flags & TG3_FLAG_INIT_COMPLETE) != 0)
2057                                 return;
2058
2059                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2060                                     (GRC_LCLCTRL_GPIO_OE1 |
2061                                      GRC_LCLCTRL_GPIO_OUTPUT1), 100);
2062
2063                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2064                                     GRC_LCLCTRL_GPIO_OE1, 100);
2065
2066                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2067                                     (GRC_LCLCTRL_GPIO_OE1 |
2068                                      GRC_LCLCTRL_GPIO_OUTPUT1), 100);
2069                 }
2070         }
2071 }
2072
2073 static int tg3_5700_link_polarity(struct tg3 *tp, u32 speed)
2074 {
2075         if (tp->led_ctrl == LED_CTRL_MODE_PHY_2)
2076                 return 1;
2077         else if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5411) {
2078                 if (speed != SPEED_10)
2079                         return 1;
2080         } else if (speed == SPEED_10)
2081                 return 1;
2082
2083         return 0;
2084 }
2085
2086 static int tg3_setup_phy(struct tg3 *, int);
2087
2088 #define RESET_KIND_SHUTDOWN     0
2089 #define RESET_KIND_INIT         1
2090 #define RESET_KIND_SUSPEND      2
2091
2092 static void tg3_write_sig_post_reset(struct tg3 *, int);
2093 static int tg3_halt_cpu(struct tg3 *, u32);
2094
2095 static void tg3_power_down_phy(struct tg3 *tp, bool do_low_power)
2096 {
2097         u32 val;
2098
2099         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
2100                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
2101                         u32 sg_dig_ctrl = tr32(SG_DIG_CTRL);
2102                         u32 serdes_cfg = tr32(MAC_SERDES_CFG);
2103
2104                         sg_dig_ctrl |=
2105                                 SG_DIG_USING_HW_AUTONEG | SG_DIG_SOFT_RESET;
2106                         tw32(SG_DIG_CTRL, sg_dig_ctrl);
2107                         tw32(MAC_SERDES_CFG, serdes_cfg | (1 << 15));
2108                 }
2109                 return;
2110         }
2111
2112         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
2113                 tg3_bmcr_reset(tp);
2114                 val = tr32(GRC_MISC_CFG);
2115                 tw32_f(GRC_MISC_CFG, val | GRC_MISC_CFG_EPHY_IDDQ);
2116                 udelay(40);
2117                 return;
2118         } else if (do_low_power) {
2119                 tg3_writephy(tp, MII_TG3_EXT_CTRL,
2120                              MII_TG3_EXT_CTRL_FORCE_LED_OFF);
2121
2122                 tg3_writephy(tp, MII_TG3_AUX_CTRL,
2123                              MII_TG3_AUXCTL_SHDWSEL_PWRCTL |
2124                              MII_TG3_AUXCTL_PCTL_100TX_LPWR |
2125                              MII_TG3_AUXCTL_PCTL_SPR_ISOLATE |
2126                              MII_TG3_AUXCTL_PCTL_VREG_11V);
2127         }
2128
2129         /* The PHY should not be powered down on some chips because
2130          * of bugs.
2131          */
2132         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
2133             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 ||
2134             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780 &&
2135              (tp->tg3_flags2 & TG3_FLG2_MII_SERDES)))
2136                 return;
2137
2138         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5784_AX ||
2139             GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5761_AX) {
2140                 val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
2141                 val &= ~CPMU_LSPD_1000MB_MACCLK_MASK;
2142                 val |= CPMU_LSPD_1000MB_MACCLK_12_5;
2143                 tw32_f(TG3_CPMU_LSPD_1000MB_CLK, val);
2144         }
2145
2146         tg3_writephy(tp, MII_BMCR, BMCR_PDOWN);
2147 }
2148
2149 /* tp->lock is held. */
2150 static int tg3_nvram_lock(struct tg3 *tp)
2151 {
2152         if (tp->tg3_flags & TG3_FLAG_NVRAM) {
2153                 int i;
2154
2155                 if (tp->nvram_lock_cnt == 0) {
2156                         tw32(NVRAM_SWARB, SWARB_REQ_SET1);
2157                         for (i = 0; i < 8000; i++) {
2158                                 if (tr32(NVRAM_SWARB) & SWARB_GNT1)
2159                                         break;
2160                                 udelay(20);
2161                         }
2162                         if (i == 8000) {
2163                                 tw32(NVRAM_SWARB, SWARB_REQ_CLR1);
2164                                 return -ENODEV;
2165                         }
2166                 }
2167                 tp->nvram_lock_cnt++;
2168         }
2169         return 0;
2170 }
2171
2172 /* tp->lock is held. */
2173 static void tg3_nvram_unlock(struct tg3 *tp)
2174 {
2175         if (tp->tg3_flags & TG3_FLAG_NVRAM) {
2176                 if (tp->nvram_lock_cnt > 0)
2177                         tp->nvram_lock_cnt--;
2178                 if (tp->nvram_lock_cnt == 0)
2179                         tw32_f(NVRAM_SWARB, SWARB_REQ_CLR1);
2180         }
2181 }
2182
2183 /* tp->lock is held. */
2184 static void tg3_enable_nvram_access(struct tg3 *tp)
2185 {
2186         if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
2187             !(tp->tg3_flags2 & TG3_FLG2_PROTECTED_NVRAM)) {
2188                 u32 nvaccess = tr32(NVRAM_ACCESS);
2189
2190                 tw32(NVRAM_ACCESS, nvaccess | ACCESS_ENABLE);
2191         }
2192 }
2193
2194 /* tp->lock is held. */
2195 static void tg3_disable_nvram_access(struct tg3 *tp)
2196 {
2197         if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
2198             !(tp->tg3_flags2 & TG3_FLG2_PROTECTED_NVRAM)) {
2199                 u32 nvaccess = tr32(NVRAM_ACCESS);
2200
2201                 tw32(NVRAM_ACCESS, nvaccess & ~ACCESS_ENABLE);
2202         }
2203 }
2204
2205 static int tg3_nvram_read_using_eeprom(struct tg3 *tp,
2206                                         u32 offset, u32 *val)
2207 {
2208         u32 tmp;
2209         int i;
2210
2211         if (offset > EEPROM_ADDR_ADDR_MASK || (offset % 4) != 0)
2212                 return -EINVAL;
2213
2214         tmp = tr32(GRC_EEPROM_ADDR) & ~(EEPROM_ADDR_ADDR_MASK |
2215                                         EEPROM_ADDR_DEVID_MASK |
2216                                         EEPROM_ADDR_READ);
2217         tw32(GRC_EEPROM_ADDR,
2218              tmp |
2219              (0 << EEPROM_ADDR_DEVID_SHIFT) |
2220              ((offset << EEPROM_ADDR_ADDR_SHIFT) &
2221               EEPROM_ADDR_ADDR_MASK) |
2222              EEPROM_ADDR_READ | EEPROM_ADDR_START);
2223
2224         for (i = 0; i < 1000; i++) {
2225                 tmp = tr32(GRC_EEPROM_ADDR);
2226
2227                 if (tmp & EEPROM_ADDR_COMPLETE)
2228                         break;
2229                 msleep(1);
2230         }
2231         if (!(tmp & EEPROM_ADDR_COMPLETE))
2232                 return -EBUSY;
2233
2234         tmp = tr32(GRC_EEPROM_DATA);
2235
2236         /*
2237          * The data will always be opposite the native endian
2238          * format.  Perform a blind byteswap to compensate.
2239          */
2240         *val = swab32(tmp);
2241
2242         return 0;
2243 }
2244
2245 #define NVRAM_CMD_TIMEOUT 10000
2246
2247 static int tg3_nvram_exec_cmd(struct tg3 *tp, u32 nvram_cmd)
2248 {
2249         int i;
2250
2251         tw32(NVRAM_CMD, nvram_cmd);
2252         for (i = 0; i < NVRAM_CMD_TIMEOUT; i++) {
2253                 udelay(10);
2254                 if (tr32(NVRAM_CMD) & NVRAM_CMD_DONE) {
2255                         udelay(10);
2256                         break;
2257                 }
2258         }
2259
2260         if (i == NVRAM_CMD_TIMEOUT)
2261                 return -EBUSY;
2262
2263         return 0;
2264 }
2265
2266 static u32 tg3_nvram_phys_addr(struct tg3 *tp, u32 addr)
2267 {
2268         if ((tp->tg3_flags & TG3_FLAG_NVRAM) &&
2269             (tp->tg3_flags & TG3_FLAG_NVRAM_BUFFERED) &&
2270             (tp->tg3_flags2 & TG3_FLG2_FLASH) &&
2271            !(tp->tg3_flags3 & TG3_FLG3_NO_NVRAM_ADDR_TRANS) &&
2272             (tp->nvram_jedecnum == JEDEC_ATMEL))
2273
2274                 addr = ((addr / tp->nvram_pagesize) <<
2275                         ATMEL_AT45DB0X1B_PAGE_POS) +
2276                        (addr % tp->nvram_pagesize);
2277
2278         return addr;
2279 }
2280
2281 static u32 tg3_nvram_logical_addr(struct tg3 *tp, u32 addr)
2282 {
2283         if ((tp->tg3_flags & TG3_FLAG_NVRAM) &&
2284             (tp->tg3_flags & TG3_FLAG_NVRAM_BUFFERED) &&
2285             (tp->tg3_flags2 & TG3_FLG2_FLASH) &&
2286            !(tp->tg3_flags3 & TG3_FLG3_NO_NVRAM_ADDR_TRANS) &&
2287             (tp->nvram_jedecnum == JEDEC_ATMEL))
2288
2289                 addr = ((addr >> ATMEL_AT45DB0X1B_PAGE_POS) *
2290                         tp->nvram_pagesize) +
2291                        (addr & ((1 << ATMEL_AT45DB0X1B_PAGE_POS) - 1));
2292
2293         return addr;
2294 }
2295
2296 /* NOTE: Data read in from NVRAM is byteswapped according to
2297  * the byteswapping settings for all other register accesses.
2298  * tg3 devices are BE devices, so on a BE machine, the data
2299  * returned will be exactly as it is seen in NVRAM.  On a LE
2300  * machine, the 32-bit value will be byteswapped.
2301  */
2302 static int tg3_nvram_read(struct tg3 *tp, u32 offset, u32 *val)
2303 {
2304         int ret;
2305
2306         if (!(tp->tg3_flags & TG3_FLAG_NVRAM))
2307                 return tg3_nvram_read_using_eeprom(tp, offset, val);
2308
2309         offset = tg3_nvram_phys_addr(tp, offset);
2310
2311         if (offset > NVRAM_ADDR_MSK)
2312                 return -EINVAL;
2313
2314         ret = tg3_nvram_lock(tp);
2315         if (ret)
2316                 return ret;
2317
2318         tg3_enable_nvram_access(tp);
2319
2320         tw32(NVRAM_ADDR, offset);
2321         ret = tg3_nvram_exec_cmd(tp, NVRAM_CMD_RD | NVRAM_CMD_GO |
2322                 NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_DONE);
2323
2324         if (ret == 0)
2325                 *val = tr32(NVRAM_RDDATA);
2326
2327         tg3_disable_nvram_access(tp);
2328
2329         tg3_nvram_unlock(tp);
2330
2331         return ret;
2332 }
2333
2334 /* Ensures NVRAM data is in bytestream format. */
2335 static int tg3_nvram_read_be32(struct tg3 *tp, u32 offset, __be32 *val)
2336 {
2337         u32 v;
2338         int res = tg3_nvram_read(tp, offset, &v);
2339         if (!res)
2340                 *val = cpu_to_be32(v);
2341         return res;
2342 }
2343
2344 /* tp->lock is held. */
2345 static void __tg3_set_mac_addr(struct tg3 *tp, int skip_mac_1)
2346 {
2347         u32 addr_high, addr_low;
2348         int i;
2349
2350         addr_high = ((tp->dev->dev_addr[0] << 8) |
2351                      tp->dev->dev_addr[1]);
2352         addr_low = ((tp->dev->dev_addr[2] << 24) |
2353                     (tp->dev->dev_addr[3] << 16) |
2354                     (tp->dev->dev_addr[4] <<  8) |
2355                     (tp->dev->dev_addr[5] <<  0));
2356         for (i = 0; i < 4; i++) {
2357                 if (i == 1 && skip_mac_1)
2358                         continue;
2359                 tw32(MAC_ADDR_0_HIGH + (i * 8), addr_high);
2360                 tw32(MAC_ADDR_0_LOW + (i * 8), addr_low);
2361         }
2362
2363         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
2364             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
2365                 for (i = 0; i < 12; i++) {
2366                         tw32(MAC_EXTADDR_0_HIGH + (i * 8), addr_high);
2367                         tw32(MAC_EXTADDR_0_LOW + (i * 8), addr_low);
2368                 }
2369         }
2370
2371         addr_high = (tp->dev->dev_addr[0] +
2372                      tp->dev->dev_addr[1] +
2373                      tp->dev->dev_addr[2] +
2374                      tp->dev->dev_addr[3] +
2375                      tp->dev->dev_addr[4] +
2376                      tp->dev->dev_addr[5]) &
2377                 TX_BACKOFF_SEED_MASK;
2378         tw32(MAC_TX_BACKOFF_SEED, addr_high);
2379 }
2380
2381 static int tg3_set_power_state(struct tg3 *tp, pci_power_t state)
2382 {
2383         u32 misc_host_ctrl;
2384         bool device_should_wake, do_low_power;
2385
2386         /* Make sure register accesses (indirect or otherwise)
2387          * will function correctly.
2388          */
2389         pci_write_config_dword(tp->pdev,
2390                                TG3PCI_MISC_HOST_CTRL,
2391                                tp->misc_host_ctrl);
2392
2393         switch (state) {
2394         case PCI_D0:
2395                 pci_enable_wake(tp->pdev, state, false);
2396                 pci_set_power_state(tp->pdev, PCI_D0);
2397
2398                 /* Switch out of Vaux if it is a NIC */
2399                 if (tp->tg3_flags2 & TG3_FLG2_IS_NIC)
2400                         tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl, 100);
2401
2402                 return 0;
2403
2404         case PCI_D1:
2405         case PCI_D2:
2406         case PCI_D3hot:
2407                 break;
2408
2409         default:
2410                 printk(KERN_ERR PFX "%s: Invalid power state (D%d) requested\n",
2411                         tp->dev->name, state);
2412                 return -EINVAL;
2413         }
2414
2415         /* Restore the CLKREQ setting. */
2416         if (tp->tg3_flags3 & TG3_FLG3_CLKREQ_BUG) {
2417                 u16 lnkctl;
2418
2419                 pci_read_config_word(tp->pdev,
2420                                      tp->pcie_cap + PCI_EXP_LNKCTL,
2421                                      &lnkctl);
2422                 lnkctl |= PCI_EXP_LNKCTL_CLKREQ_EN;
2423                 pci_write_config_word(tp->pdev,
2424                                       tp->pcie_cap + PCI_EXP_LNKCTL,
2425                                       lnkctl);
2426         }
2427
2428         misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
2429         tw32(TG3PCI_MISC_HOST_CTRL,
2430              misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT);
2431
2432         device_should_wake = pci_pme_capable(tp->pdev, state) &&
2433                              device_may_wakeup(&tp->pdev->dev) &&
2434                              (tp->tg3_flags & TG3_FLAG_WOL_ENABLE);
2435
2436         if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB) {
2437                 do_low_power = false;
2438                 if ((tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED) &&
2439                     !tp->link_config.phy_is_low_power) {
2440                         struct phy_device *phydev;
2441                         u32 phyid, advertising;
2442
2443                         phydev = tp->mdio_bus->phy_map[PHY_ADDR];
2444
2445                         tp->link_config.phy_is_low_power = 1;
2446
2447                         tp->link_config.orig_speed = phydev->speed;
2448                         tp->link_config.orig_duplex = phydev->duplex;
2449                         tp->link_config.orig_autoneg = phydev->autoneg;
2450                         tp->link_config.orig_advertising = phydev->advertising;
2451
2452                         advertising = ADVERTISED_TP |
2453                                       ADVERTISED_Pause |
2454                                       ADVERTISED_Autoneg |
2455                                       ADVERTISED_10baseT_Half;
2456
2457                         if ((tp->tg3_flags & TG3_FLAG_ENABLE_ASF) ||
2458                             device_should_wake) {
2459                                 if (tp->tg3_flags & TG3_FLAG_WOL_SPEED_100MB)
2460                                         advertising |=
2461                                                 ADVERTISED_100baseT_Half |
2462                                                 ADVERTISED_100baseT_Full |
2463                                                 ADVERTISED_10baseT_Full;
2464                                 else
2465                                         advertising |= ADVERTISED_10baseT_Full;
2466                         }
2467
2468                         phydev->advertising = advertising;
2469
2470                         phy_start_aneg(phydev);
2471
2472                         phyid = phydev->drv->phy_id & phydev->drv->phy_id_mask;
2473                         if (phyid != TG3_PHY_ID_BCMAC131) {
2474                                 phyid &= TG3_PHY_OUI_MASK;
2475                                 if (phyid == TG3_PHY_OUI_1 ||
2476                                     phyid == TG3_PHY_OUI_2 ||
2477                                     phyid == TG3_PHY_OUI_3)
2478                                         do_low_power = true;
2479                         }
2480                 }
2481         } else {
2482                 do_low_power = true;
2483
2484                 if (tp->link_config.phy_is_low_power == 0) {
2485                         tp->link_config.phy_is_low_power = 1;
2486                         tp->link_config.orig_speed = tp->link_config.speed;
2487                         tp->link_config.orig_duplex = tp->link_config.duplex;
2488                         tp->link_config.orig_autoneg = tp->link_config.autoneg;
2489                 }
2490
2491                 if (!(tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)) {
2492                         tp->link_config.speed = SPEED_10;
2493                         tp->link_config.duplex = DUPLEX_HALF;
2494                         tp->link_config.autoneg = AUTONEG_ENABLE;
2495                         tg3_setup_phy(tp, 0);
2496                 }
2497         }
2498
2499         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
2500                 u32 val;
2501
2502                 val = tr32(GRC_VCPU_EXT_CTRL);
2503                 tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_DISABLE_WOL);
2504         } else if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF)) {
2505                 int i;
2506                 u32 val;
2507
2508                 for (i = 0; i < 200; i++) {
2509                         tg3_read_mem(tp, NIC_SRAM_FW_ASF_STATUS_MBOX, &val);
2510                         if (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
2511                                 break;
2512                         msleep(1);
2513                 }
2514         }
2515         if (tp->tg3_flags & TG3_FLAG_WOL_CAP)
2516                 tg3_write_mem(tp, NIC_SRAM_WOL_MBOX, WOL_SIGNATURE |
2517                                                      WOL_DRV_STATE_SHUTDOWN |
2518                                                      WOL_DRV_WOL |
2519                                                      WOL_SET_MAGIC_PKT);
2520
2521         if (device_should_wake) {
2522                 u32 mac_mode;
2523
2524                 if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
2525                         if (do_low_power) {
2526                                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x5a);
2527                                 udelay(40);
2528                         }
2529
2530                         if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES)
2531                                 mac_mode = MAC_MODE_PORT_MODE_GMII;
2532                         else
2533                                 mac_mode = MAC_MODE_PORT_MODE_MII;
2534
2535                         mac_mode |= tp->mac_mode & MAC_MODE_LINK_POLARITY;
2536                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
2537                             ASIC_REV_5700) {
2538                                 u32 speed = (tp->tg3_flags &
2539                                              TG3_FLAG_WOL_SPEED_100MB) ?
2540                                              SPEED_100 : SPEED_10;
2541                                 if (tg3_5700_link_polarity(tp, speed))
2542                                         mac_mode |= MAC_MODE_LINK_POLARITY;
2543                                 else
2544                                         mac_mode &= ~MAC_MODE_LINK_POLARITY;
2545                         }
2546                 } else {
2547                         mac_mode = MAC_MODE_PORT_MODE_TBI;
2548                 }
2549
2550                 if (!(tp->tg3_flags2 & TG3_FLG2_5750_PLUS))
2551                         tw32(MAC_LED_CTRL, tp->led_ctrl);
2552
2553                 mac_mode |= MAC_MODE_MAGIC_PKT_ENABLE;
2554                 if (((tp->tg3_flags2 & TG3_FLG2_5705_PLUS) &&
2555                     !(tp->tg3_flags2 & TG3_FLG2_5780_CLASS)) &&
2556                     ((tp->tg3_flags & TG3_FLAG_ENABLE_ASF) ||
2557                      (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE)))
2558                         mac_mode |= MAC_MODE_KEEP_FRAME_IN_WOL;
2559
2560                 if (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE) {
2561                         mac_mode |= tp->mac_mode &
2562                                     (MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN);
2563                         if (mac_mode & MAC_MODE_APE_TX_EN)
2564                                 mac_mode |= MAC_MODE_TDE_ENABLE;
2565                 }
2566
2567                 tw32_f(MAC_MODE, mac_mode);
2568                 udelay(100);
2569
2570                 tw32_f(MAC_RX_MODE, RX_MODE_ENABLE);
2571                 udelay(10);
2572         }
2573
2574         if (!(tp->tg3_flags & TG3_FLAG_WOL_SPEED_100MB) &&
2575             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
2576              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701)) {
2577                 u32 base_val;
2578
2579                 base_val = tp->pci_clock_ctrl;
2580                 base_val |= (CLOCK_CTRL_RXCLK_DISABLE |
2581                              CLOCK_CTRL_TXCLK_DISABLE);
2582
2583                 tw32_wait_f(TG3PCI_CLOCK_CTRL, base_val | CLOCK_CTRL_ALTCLK |
2584                             CLOCK_CTRL_PWRDOWN_PLL133, 40);
2585         } else if ((tp->tg3_flags2 & TG3_FLG2_5780_CLASS) ||
2586                    (tp->tg3_flags & TG3_FLAG_CPMU_PRESENT) ||
2587                    (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)) {
2588                 /* do nothing */
2589         } else if (!((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
2590                      (tp->tg3_flags & TG3_FLAG_ENABLE_ASF))) {
2591                 u32 newbits1, newbits2;
2592
2593                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
2594                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
2595                         newbits1 = (CLOCK_CTRL_RXCLK_DISABLE |
2596                                     CLOCK_CTRL_TXCLK_DISABLE |
2597                                     CLOCK_CTRL_ALTCLK);
2598                         newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
2599                 } else if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
2600                         newbits1 = CLOCK_CTRL_625_CORE;
2601                         newbits2 = newbits1 | CLOCK_CTRL_ALTCLK;
2602                 } else {
2603                         newbits1 = CLOCK_CTRL_ALTCLK;
2604                         newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
2605                 }
2606
2607                 tw32_wait_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits1,
2608                             40);
2609
2610                 tw32_wait_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits2,
2611                             40);
2612
2613                 if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
2614                         u32 newbits3;
2615
2616                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
2617                             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
2618                                 newbits3 = (CLOCK_CTRL_RXCLK_DISABLE |
2619                                             CLOCK_CTRL_TXCLK_DISABLE |
2620                                             CLOCK_CTRL_44MHZ_CORE);
2621                         } else {
2622                                 newbits3 = CLOCK_CTRL_44MHZ_CORE;
2623                         }
2624
2625                         tw32_wait_f(TG3PCI_CLOCK_CTRL,
2626                                     tp->pci_clock_ctrl | newbits3, 40);
2627                 }
2628         }
2629
2630         if (!(device_should_wake) &&
2631             !(tp->tg3_flags & TG3_FLAG_ENABLE_ASF))
2632                 tg3_power_down_phy(tp, do_low_power);
2633
2634         tg3_frob_aux_power(tp);
2635
2636         /* Workaround for unstable PLL clock */
2637         if ((GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_AX) ||
2638             (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_BX)) {
2639                 u32 val = tr32(0x7d00);
2640
2641                 val &= ~((1 << 16) | (1 << 4) | (1 << 2) | (1 << 1) | 1);
2642                 tw32(0x7d00, val);
2643                 if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF)) {
2644                         int err;
2645
2646                         err = tg3_nvram_lock(tp);
2647                         tg3_halt_cpu(tp, RX_CPU_BASE);
2648                         if (!err)
2649                                 tg3_nvram_unlock(tp);
2650                 }
2651         }
2652
2653         tg3_write_sig_post_reset(tp, RESET_KIND_SHUTDOWN);
2654
2655         if (device_should_wake)
2656                 pci_enable_wake(tp->pdev, state, true);
2657
2658         /* Finally, set the new power state. */
2659         pci_set_power_state(tp->pdev, state);
2660
2661         return 0;
2662 }
2663
2664 static void tg3_aux_stat_to_speed_duplex(struct tg3 *tp, u32 val, u16 *speed, u8 *duplex)
2665 {
2666         switch (val & MII_TG3_AUX_STAT_SPDMASK) {
2667         case MII_TG3_AUX_STAT_10HALF:
2668                 *speed = SPEED_10;
2669                 *duplex = DUPLEX_HALF;
2670                 break;
2671
2672         case MII_TG3_AUX_STAT_10FULL:
2673                 *speed = SPEED_10;
2674                 *duplex = DUPLEX_FULL;
2675                 break;
2676
2677         case MII_TG3_AUX_STAT_100HALF:
2678                 *speed = SPEED_100;
2679                 *duplex = DUPLEX_HALF;
2680                 break;
2681
2682         case MII_TG3_AUX_STAT_100FULL:
2683                 *speed = SPEED_100;
2684                 *duplex = DUPLEX_FULL;
2685                 break;
2686
2687         case MII_TG3_AUX_STAT_1000HALF:
2688                 *speed = SPEED_1000;
2689                 *duplex = DUPLEX_HALF;
2690                 break;
2691
2692         case MII_TG3_AUX_STAT_1000FULL:
2693                 *speed = SPEED_1000;
2694                 *duplex = DUPLEX_FULL;
2695                 break;
2696
2697         default:
2698                 if (tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET) {
2699                         *speed = (val & MII_TG3_AUX_STAT_100) ? SPEED_100 :
2700                                  SPEED_10;
2701                         *duplex = (val & MII_TG3_AUX_STAT_FULL) ? DUPLEX_FULL :
2702                                   DUPLEX_HALF;
2703                         break;
2704                 }
2705                 *speed = SPEED_INVALID;
2706                 *duplex = DUPLEX_INVALID;
2707                 break;
2708         }
2709 }
2710
2711 static void tg3_phy_copper_begin(struct tg3 *tp)
2712 {
2713         u32 new_adv;
2714         int i;
2715
2716         if (tp->link_config.phy_is_low_power) {
2717                 /* Entering low power mode.  Disable gigabit and
2718                  * 100baseT advertisements.
2719                  */
2720                 tg3_writephy(tp, MII_TG3_CTRL, 0);
2721
2722                 new_adv = (ADVERTISE_10HALF | ADVERTISE_10FULL |
2723                            ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
2724                 if (tp->tg3_flags & TG3_FLAG_WOL_SPEED_100MB)
2725                         new_adv |= (ADVERTISE_100HALF | ADVERTISE_100FULL);
2726
2727                 tg3_writephy(tp, MII_ADVERTISE, new_adv);
2728         } else if (tp->link_config.speed == SPEED_INVALID) {
2729                 if (tp->tg3_flags & TG3_FLAG_10_100_ONLY)
2730                         tp->link_config.advertising &=
2731                                 ~(ADVERTISED_1000baseT_Half |
2732                                   ADVERTISED_1000baseT_Full);
2733
2734                 new_adv = ADVERTISE_CSMA;
2735                 if (tp->link_config.advertising & ADVERTISED_10baseT_Half)
2736                         new_adv |= ADVERTISE_10HALF;
2737                 if (tp->link_config.advertising & ADVERTISED_10baseT_Full)
2738                         new_adv |= ADVERTISE_10FULL;
2739                 if (tp->link_config.advertising & ADVERTISED_100baseT_Half)
2740                         new_adv |= ADVERTISE_100HALF;
2741                 if (tp->link_config.advertising & ADVERTISED_100baseT_Full)
2742                         new_adv |= ADVERTISE_100FULL;
2743
2744                 new_adv |= tg3_advert_flowctrl_1000T(tp->link_config.flowctrl);
2745
2746                 tg3_writephy(tp, MII_ADVERTISE, new_adv);
2747
2748                 if (tp->link_config.advertising &
2749                     (ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full)) {
2750                         new_adv = 0;
2751                         if (tp->link_config.advertising & ADVERTISED_1000baseT_Half)
2752                                 new_adv |= MII_TG3_CTRL_ADV_1000_HALF;
2753                         if (tp->link_config.advertising & ADVERTISED_1000baseT_Full)
2754                                 new_adv |= MII_TG3_CTRL_ADV_1000_FULL;
2755                         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY) &&
2756                             (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
2757                              tp->pci_chip_rev_id == CHIPREV_ID_5701_B0))
2758                                 new_adv |= (MII_TG3_CTRL_AS_MASTER |
2759                                             MII_TG3_CTRL_ENABLE_AS_MASTER);
2760                         tg3_writephy(tp, MII_TG3_CTRL, new_adv);
2761                 } else {
2762                         tg3_writephy(tp, MII_TG3_CTRL, 0);
2763                 }
2764         } else {
2765                 new_adv = tg3_advert_flowctrl_1000T(tp->link_config.flowctrl);
2766                 new_adv |= ADVERTISE_CSMA;
2767
2768                 /* Asking for a specific link mode. */
2769                 if (tp->link_config.speed == SPEED_1000) {
2770                         tg3_writephy(tp, MII_ADVERTISE, new_adv);
2771
2772                         if (tp->link_config.duplex == DUPLEX_FULL)
2773                                 new_adv = MII_TG3_CTRL_ADV_1000_FULL;
2774                         else
2775                                 new_adv = MII_TG3_CTRL_ADV_1000_HALF;
2776                         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
2777                             tp->pci_chip_rev_id == CHIPREV_ID_5701_B0)
2778                                 new_adv |= (MII_TG3_CTRL_AS_MASTER |
2779                                             MII_TG3_CTRL_ENABLE_AS_MASTER);
2780                 } else {
2781                         if (tp->link_config.speed == SPEED_100) {
2782                                 if (tp->link_config.duplex == DUPLEX_FULL)
2783                                         new_adv |= ADVERTISE_100FULL;
2784                                 else
2785                                         new_adv |= ADVERTISE_100HALF;
2786                         } else {
2787                                 if (tp->link_config.duplex == DUPLEX_FULL)
2788                                         new_adv |= ADVERTISE_10FULL;
2789                                 else
2790                                         new_adv |= ADVERTISE_10HALF;
2791                         }
2792                         tg3_writephy(tp, MII_ADVERTISE, new_adv);
2793
2794                         new_adv = 0;
2795                 }
2796
2797                 tg3_writephy(tp, MII_TG3_CTRL, new_adv);
2798         }
2799
2800         if (tp->link_config.autoneg == AUTONEG_DISABLE &&
2801             tp->link_config.speed != SPEED_INVALID) {
2802                 u32 bmcr, orig_bmcr;
2803
2804                 tp->link_config.active_speed = tp->link_config.speed;
2805                 tp->link_config.active_duplex = tp->link_config.duplex;
2806
2807                 bmcr = 0;
2808                 switch (tp->link_config.speed) {
2809                 default:
2810                 case SPEED_10:
2811                         break;
2812
2813                 case SPEED_100:
2814                         bmcr |= BMCR_SPEED100;
2815                         break;
2816
2817                 case SPEED_1000:
2818                         bmcr |= TG3_BMCR_SPEED1000;
2819                         break;
2820                 }
2821
2822                 if (tp->link_config.duplex == DUPLEX_FULL)
2823                         bmcr |= BMCR_FULLDPLX;
2824
2825                 if (!tg3_readphy(tp, MII_BMCR, &orig_bmcr) &&
2826                     (bmcr != orig_bmcr)) {
2827                         tg3_writephy(tp, MII_BMCR, BMCR_LOOPBACK);
2828                         for (i = 0; i < 1500; i++) {
2829                                 u32 tmp;
2830
2831                                 udelay(10);
2832                                 if (tg3_readphy(tp, MII_BMSR, &tmp) ||
2833                                     tg3_readphy(tp, MII_BMSR, &tmp))
2834                                         continue;
2835                                 if (!(tmp & BMSR_LSTATUS)) {
2836                                         udelay(40);
2837                                         break;
2838                                 }
2839                         }
2840                         tg3_writephy(tp, MII_BMCR, bmcr);
2841                         udelay(40);
2842                 }
2843         } else {
2844                 tg3_writephy(tp, MII_BMCR,
2845                              BMCR_ANENABLE | BMCR_ANRESTART);
2846         }
2847 }
2848
2849 static int tg3_init_5401phy_dsp(struct tg3 *tp)
2850 {
2851         int err;
2852
2853         /* Turn off tap power management. */
2854         /* Set Extended packet length bit */
2855         err  = tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4c20);
2856
2857         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x0012);
2858         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x1804);
2859
2860         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x0013);
2861         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x1204);
2862
2863         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8006);
2864         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0132);
2865
2866         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8006);
2867         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0232);
2868
2869         err |= tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x201f);
2870         err |= tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x0a20);
2871
2872         udelay(40);
2873
2874         return err;
2875 }
2876
2877 static int tg3_copper_is_advertising_all(struct tg3 *tp, u32 mask)
2878 {
2879         u32 adv_reg, all_mask = 0;
2880
2881         if (mask & ADVERTISED_10baseT_Half)
2882                 all_mask |= ADVERTISE_10HALF;
2883         if (mask & ADVERTISED_10baseT_Full)
2884                 all_mask |= ADVERTISE_10FULL;
2885         if (mask & ADVERTISED_100baseT_Half)
2886                 all_mask |= ADVERTISE_100HALF;
2887         if (mask & ADVERTISED_100baseT_Full)
2888                 all_mask |= ADVERTISE_100FULL;
2889
2890         if (tg3_readphy(tp, MII_ADVERTISE, &adv_reg))
2891                 return 0;
2892
2893         if ((adv_reg & all_mask) != all_mask)
2894                 return 0;
2895         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY)) {
2896                 u32 tg3_ctrl;
2897
2898                 all_mask = 0;
2899                 if (mask & ADVERTISED_1000baseT_Half)
2900                         all_mask |= ADVERTISE_1000HALF;
2901                 if (mask & ADVERTISED_1000baseT_Full)
2902                         all_mask |= ADVERTISE_1000FULL;
2903
2904                 if (tg3_readphy(tp, MII_TG3_CTRL, &tg3_ctrl))
2905                         return 0;
2906
2907                 if ((tg3_ctrl & all_mask) != all_mask)
2908                         return 0;
2909         }
2910         return 1;
2911 }
2912
2913 static int tg3_adv_1000T_flowctrl_ok(struct tg3 *tp, u32 *lcladv, u32 *rmtadv)
2914 {
2915         u32 curadv, reqadv;
2916
2917         if (tg3_readphy(tp, MII_ADVERTISE, lcladv))
2918                 return 1;
2919
2920         curadv = *lcladv & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2921         reqadv = tg3_advert_flowctrl_1000T(tp->link_config.flowctrl);
2922
2923         if (tp->link_config.active_duplex == DUPLEX_FULL) {
2924                 if (curadv != reqadv)
2925                         return 0;
2926
2927                 if (tp->tg3_flags & TG3_FLAG_PAUSE_AUTONEG)
2928                         tg3_readphy(tp, MII_LPA, rmtadv);
2929         } else {
2930                 /* Reprogram the advertisement register, even if it
2931                  * does not affect the current link.  If the link
2932                  * gets renegotiated in the future, we can save an
2933                  * additional renegotiation cycle by advertising
2934                  * it correctly in the first place.
2935                  */
2936                 if (curadv != reqadv) {
2937                         *lcladv &= ~(ADVERTISE_PAUSE_CAP |
2938                                      ADVERTISE_PAUSE_ASYM);
2939                         tg3_writephy(tp, MII_ADVERTISE, *lcladv | reqadv);
2940                 }
2941         }
2942
2943         return 1;
2944 }
2945
2946 static int tg3_setup_copper_phy(struct tg3 *tp, int force_reset)
2947 {
2948         int current_link_up;
2949         u32 bmsr, dummy;
2950         u32 lcl_adv, rmt_adv;
2951         u16 current_speed;
2952         u8 current_duplex;
2953         int i, err;
2954
2955         tw32(MAC_EVENT, 0);
2956
2957         tw32_f(MAC_STATUS,
2958              (MAC_STATUS_SYNC_CHANGED |
2959               MAC_STATUS_CFG_CHANGED |
2960               MAC_STATUS_MI_COMPLETION |
2961               MAC_STATUS_LNKSTATE_CHANGED));
2962         udelay(40);
2963
2964         if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
2965                 tw32_f(MAC_MI_MODE,
2966                      (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
2967                 udelay(80);
2968         }
2969
2970         tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x02);
2971
2972         /* Some third-party PHYs need to be reset on link going
2973          * down.
2974          */
2975         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
2976              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 ||
2977              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) &&
2978             netif_carrier_ok(tp->dev)) {
2979                 tg3_readphy(tp, MII_BMSR, &bmsr);
2980                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
2981                     !(bmsr & BMSR_LSTATUS))
2982                         force_reset = 1;
2983         }
2984         if (force_reset)
2985                 tg3_phy_reset(tp);
2986
2987         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401) {
2988                 tg3_readphy(tp, MII_BMSR, &bmsr);
2989                 if (tg3_readphy(tp, MII_BMSR, &bmsr) ||
2990                     !(tp->tg3_flags & TG3_FLAG_INIT_COMPLETE))
2991                         bmsr = 0;
2992
2993                 if (!(bmsr & BMSR_LSTATUS)) {
2994                         err = tg3_init_5401phy_dsp(tp);
2995                         if (err)
2996                                 return err;
2997
2998                         tg3_readphy(tp, MII_BMSR, &bmsr);
2999                         for (i = 0; i < 1000; i++) {
3000                                 udelay(10);
3001                                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
3002                                     (bmsr & BMSR_LSTATUS)) {
3003                                         udelay(40);
3004                                         break;
3005                                 }
3006                         }
3007
3008                         if ((tp->phy_id & PHY_ID_REV_MASK) == PHY_REV_BCM5401_B0 &&
3009                             !(bmsr & BMSR_LSTATUS) &&
3010                             tp->link_config.active_speed == SPEED_1000) {
3011                                 err = tg3_phy_reset(tp);
3012                                 if (!err)
3013                                         err = tg3_init_5401phy_dsp(tp);
3014                                 if (err)
3015                                         return err;
3016                         }
3017                 }
3018         } else if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
3019                    tp->pci_chip_rev_id == CHIPREV_ID_5701_B0) {
3020                 /* 5701 {A0,B0} CRC bug workaround */
3021                 tg3_writephy(tp, 0x15, 0x0a75);
3022                 tg3_writephy(tp, 0x1c, 0x8c68);
3023                 tg3_writephy(tp, 0x1c, 0x8d68);
3024                 tg3_writephy(tp, 0x1c, 0x8c68);
3025         }
3026
3027         /* Clear pending interrupts... */
3028         tg3_readphy(tp, MII_TG3_ISTAT, &dummy);
3029         tg3_readphy(tp, MII_TG3_ISTAT, &dummy);
3030
3031         if (tp->tg3_flags & TG3_FLAG_USE_MI_INTERRUPT)
3032                 tg3_writephy(tp, MII_TG3_IMASK, ~MII_TG3_INT_LINKCHG);
3033         else if (!(tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET))
3034                 tg3_writephy(tp, MII_TG3_IMASK, ~0);
3035
3036         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
3037             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
3038                 if (tp->led_ctrl == LED_CTRL_MODE_PHY_1)
3039                         tg3_writephy(tp, MII_TG3_EXT_CTRL,
3040                                      MII_TG3_EXT_CTRL_LNK3_LED_MODE);
3041                 else
3042                         tg3_writephy(tp, MII_TG3_EXT_CTRL, 0);
3043         }
3044
3045         current_link_up = 0;
3046         current_speed = SPEED_INVALID;
3047         current_duplex = DUPLEX_INVALID;
3048
3049         if (tp->tg3_flags2 & TG3_FLG2_CAPACITIVE_COUPLING) {
3050                 u32 val;
3051
3052                 tg3_writephy(tp, MII_TG3_AUX_CTRL, 0x4007);
3053                 tg3_readphy(tp, MII_TG3_AUX_CTRL, &val);
3054                 if (!(val & (1 << 10))) {
3055                         val |= (1 << 10);
3056                         tg3_writephy(tp, MII_TG3_AUX_CTRL, val);
3057                         goto relink;
3058                 }
3059         }
3060
3061         bmsr = 0;
3062         for (i = 0; i < 100; i++) {
3063                 tg3_readphy(tp, MII_BMSR, &bmsr);
3064                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
3065                     (bmsr & BMSR_LSTATUS))
3066                         break;
3067                 udelay(40);
3068         }
3069
3070         if (bmsr & BMSR_LSTATUS) {
3071                 u32 aux_stat, bmcr;
3072
3073                 tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat);
3074                 for (i = 0; i < 2000; i++) {
3075                         udelay(10);
3076                         if (!tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat) &&
3077                             aux_stat)
3078                                 break;
3079                 }
3080
3081                 tg3_aux_stat_to_speed_duplex(tp, aux_stat,
3082                                              &current_speed,
3083                                              &current_duplex);
3084
3085                 bmcr = 0;
3086                 for (i = 0; i < 200; i++) {
3087                         tg3_readphy(tp, MII_BMCR, &bmcr);
3088                         if (tg3_readphy(tp, MII_BMCR, &bmcr))
3089                                 continue;
3090                         if (bmcr && bmcr != 0x7fff)
3091                                 break;
3092                         udelay(10);
3093                 }
3094
3095                 lcl_adv = 0;
3096                 rmt_adv = 0;
3097
3098                 tp->link_config.active_speed = current_speed;
3099                 tp->link_config.active_duplex = current_duplex;
3100
3101                 if (tp->link_config.autoneg == AUTONEG_ENABLE) {
3102                         if ((bmcr & BMCR_ANENABLE) &&
3103                             tg3_copper_is_advertising_all(tp,
3104                                                 tp->link_config.advertising)) {
3105                                 if (tg3_adv_1000T_flowctrl_ok(tp, &lcl_adv,
3106                                                                   &rmt_adv))
3107                                         current_link_up = 1;
3108                         }
3109                 } else {
3110                         if (!(bmcr & BMCR_ANENABLE) &&
3111                             tp->link_config.speed == current_speed &&
3112                             tp->link_config.duplex == current_duplex &&
3113                             tp->link_config.flowctrl ==
3114                             tp->link_config.active_flowctrl) {
3115                                 current_link_up = 1;
3116                         }
3117                 }
3118
3119                 if (current_link_up == 1 &&
3120                     tp->link_config.active_duplex == DUPLEX_FULL)
3121                         tg3_setup_flow_control(tp, lcl_adv, rmt_adv);
3122         }
3123
3124 relink:
3125         if (current_link_up == 0 || tp->link_config.phy_is_low_power) {
3126                 u32 tmp;
3127
3128                 tg3_phy_copper_begin(tp);
3129
3130                 tg3_readphy(tp, MII_BMSR, &tmp);
3131                 if (!tg3_readphy(tp, MII_BMSR, &tmp) &&
3132                     (tmp & BMSR_LSTATUS))
3133                         current_link_up = 1;
3134         }
3135
3136         tp->mac_mode &= ~MAC_MODE_PORT_MODE_MASK;
3137         if (current_link_up == 1) {
3138                 if (tp->link_config.active_speed == SPEED_100 ||
3139                     tp->link_config.active_speed == SPEED_10)
3140                         tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
3141                 else
3142                         tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
3143         } else if (tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET)
3144                 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
3145         else
3146                 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
3147
3148         tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
3149         if (tp->link_config.active_duplex == DUPLEX_HALF)
3150                 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
3151
3152         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) {
3153                 if (current_link_up == 1 &&
3154                     tg3_5700_link_polarity(tp, tp->link_config.active_speed))
3155                         tp->mac_mode |= MAC_MODE_LINK_POLARITY;
3156                 else
3157                         tp->mac_mode &= ~MAC_MODE_LINK_POLARITY;
3158         }
3159
3160         /* ??? Without this setting Netgear GA302T PHY does not
3161          * ??? send/receive packets...
3162          */
3163         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5411 &&
3164             tp->pci_chip_rev_id == CHIPREV_ID_5700_ALTIMA) {
3165                 tp->mi_mode |= MAC_MI_MODE_AUTO_POLL;
3166                 tw32_f(MAC_MI_MODE, tp->mi_mode);
3167                 udelay(80);
3168         }
3169
3170         tw32_f(MAC_MODE, tp->mac_mode);
3171         udelay(40);
3172
3173         if (tp->tg3_flags & TG3_FLAG_USE_LINKCHG_REG) {
3174                 /* Polled via timer. */
3175                 tw32_f(MAC_EVENT, 0);
3176         } else {
3177                 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
3178         }
3179         udelay(40);
3180
3181         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 &&
3182             current_link_up == 1 &&
3183             tp->link_config.active_speed == SPEED_1000 &&
3184             ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) ||
3185              (tp->tg3_flags & TG3_FLAG_PCI_HIGH_SPEED))) {
3186                 udelay(120);
3187                 tw32_f(MAC_STATUS,
3188                      (MAC_STATUS_SYNC_CHANGED |
3189                       MAC_STATUS_CFG_CHANGED));
3190                 udelay(40);
3191                 tg3_write_mem(tp,
3192                               NIC_SRAM_FIRMWARE_MBOX,
3193                               NIC_SRAM_FIRMWARE_MBOX_MAGIC2);
3194         }
3195
3196         /* Prevent send BD corruption. */
3197         if (tp->tg3_flags3 & TG3_FLG3_CLKREQ_BUG) {
3198                 u16 oldlnkctl, newlnkctl;
3199
3200                 pci_read_config_word(tp->pdev,
3201                                      tp->pcie_cap + PCI_EXP_LNKCTL,
3202                                      &oldlnkctl);
3203                 if (tp->link_config.active_speed == SPEED_100 ||
3204                     tp->link_config.active_speed == SPEED_10)
3205                         newlnkctl = oldlnkctl & ~PCI_EXP_LNKCTL_CLKREQ_EN;
3206                 else
3207                         newlnkctl = oldlnkctl | PCI_EXP_LNKCTL_CLKREQ_EN;
3208                 if (newlnkctl != oldlnkctl)
3209                         pci_write_config_word(tp->pdev,
3210                                               tp->pcie_cap + PCI_EXP_LNKCTL,
3211                                               newlnkctl);
3212         } else if (tp->tg3_flags3 & TG3_FLG3_TOGGLE_10_100_L1PLLPD) {
3213                 u32 newreg, oldreg = tr32(TG3_PCIE_LNKCTL);
3214                 if (tp->link_config.active_speed == SPEED_100 ||
3215                     tp->link_config.active_speed == SPEED_10)
3216                         newreg = oldreg & ~TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
3217                 else
3218                         newreg = oldreg | TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
3219                 if (newreg != oldreg)
3220                         tw32(TG3_PCIE_LNKCTL, newreg);
3221         }
3222
3223         if (current_link_up != netif_carrier_ok(tp->dev)) {
3224                 if (current_link_up)
3225                         netif_carrier_on(tp->dev);
3226                 else
3227                         netif_carrier_off(tp->dev);
3228                 tg3_link_report(tp);
3229         }
3230
3231         return 0;
3232 }
3233
3234 struct tg3_fiber_aneginfo {
3235         int state;
3236 #define ANEG_STATE_UNKNOWN              0
3237 #define ANEG_STATE_AN_ENABLE            1
3238 #define ANEG_STATE_RESTART_INIT         2
3239 #define ANEG_STATE_RESTART              3
3240 #define ANEG_STATE_DISABLE_LINK_OK      4
3241 #define ANEG_STATE_ABILITY_DETECT_INIT  5
3242 #define ANEG_STATE_ABILITY_DETECT       6
3243 #define ANEG_STATE_ACK_DETECT_INIT      7
3244 #define ANEG_STATE_ACK_DETECT           8
3245 #define ANEG_STATE_COMPLETE_ACK_INIT    9
3246 #define ANEG_STATE_COMPLETE_ACK         10
3247 #define ANEG_STATE_IDLE_DETECT_INIT     11
3248 #define ANEG_STATE_IDLE_DETECT          12
3249 #define ANEG_STATE_LINK_OK              13
3250 #define ANEG_STATE_NEXT_PAGE_WAIT_INIT  14
3251 #define ANEG_STATE_NEXT_PAGE_WAIT       15
3252
3253         u32 flags;
3254 #define MR_AN_ENABLE            0x00000001
3255 #define MR_RESTART_AN           0x00000002
3256 #define MR_AN_COMPLETE          0x00000004
3257 #define MR_PAGE_RX              0x00000008
3258 #define MR_NP_LOADED            0x00000010
3259 #define MR_TOGGLE_TX            0x00000020
3260 #define MR_LP_ADV_FULL_DUPLEX   0x00000040
3261 #define MR_LP_ADV_HALF_DUPLEX   0x00000080
3262 #define MR_LP_ADV_SYM_PAUSE     0x00000100
3263 #define MR_LP_ADV_ASYM_PAUSE    0x00000200
3264 #define MR_LP_ADV_REMOTE_FAULT1 0x00000400
3265 #define MR_LP_ADV_REMOTE_FAULT2 0x00000800
3266 #define MR_LP_ADV_NEXT_PAGE     0x00001000
3267 #define MR_TOGGLE_RX            0x00002000
3268 #define MR_NP_RX                0x00004000
3269
3270 #define MR_LINK_OK              0x80000000
3271
3272         unsigned long link_time, cur_time;
3273
3274         u32 ability_match_cfg;
3275         int ability_match_count;
3276
3277         char ability_match, idle_match, ack_match;
3278
3279         u32 txconfig, rxconfig;
3280 #define ANEG_CFG_NP             0x00000080
3281 #define ANEG_CFG_ACK            0x00000040
3282 #define ANEG_CFG_RF2            0x00000020
3283 #define ANEG_CFG_RF1            0x00000010
3284 #define ANEG_CFG_PS2            0x00000001
3285 #define ANEG_CFG_PS1            0x00008000
3286 #define ANEG_CFG_HD             0x00004000
3287 #define ANEG_CFG_FD             0x00002000
3288 #define ANEG_CFG_INVAL          0x00001f06
3289
3290 };
3291 #define ANEG_OK         0
3292 #define ANEG_DONE       1
3293 #define ANEG_TIMER_ENAB 2
3294 #define ANEG_FAILED     -1
3295
3296 #define ANEG_STATE_SETTLE_TIME  10000
3297
3298 static int tg3_fiber_aneg_smachine(struct tg3 *tp,
3299                                    struct tg3_fiber_aneginfo *ap)
3300 {
3301         u16 flowctrl;
3302         unsigned long delta;
3303         u32 rx_cfg_reg;
3304         int ret;
3305
3306         if (ap->state == ANEG_STATE_UNKNOWN) {
3307                 ap->rxconfig = 0;
3308                 ap->link_time = 0;
3309                 ap->cur_time = 0;
3310                 ap->ability_match_cfg = 0;
3311                 ap->ability_match_count = 0;
3312                 ap->ability_match = 0;
3313                 ap->idle_match = 0;
3314                 ap->ack_match = 0;
3315         }
3316         ap->cur_time++;
3317
3318         if (tr32(MAC_STATUS) & MAC_STATUS_RCVD_CFG) {
3319                 rx_cfg_reg = tr32(MAC_RX_AUTO_NEG);
3320
3321                 if (rx_cfg_reg != ap->ability_match_cfg) {
3322                         ap->ability_match_cfg = rx_cfg_reg;
3323                         ap->ability_match = 0;
3324                         ap->ability_match_count = 0;
3325                 } else {
3326                         if (++ap->ability_match_count > 1) {
3327                                 ap->ability_match = 1;
3328                                 ap->ability_match_cfg = rx_cfg_reg;
3329                         }
3330                 }
3331                 if (rx_cfg_reg & ANEG_CFG_ACK)
3332                         ap->ack_match = 1;
3333                 else
3334                         ap->ack_match = 0;
3335
3336                 ap->idle_match = 0;
3337         } else {
3338                 ap->idle_match = 1;
3339                 ap->ability_match_cfg = 0;
3340                 ap->ability_match_count = 0;
3341                 ap->ability_match = 0;
3342                 ap->ack_match = 0;
3343
3344                 rx_cfg_reg = 0;
3345         }
3346
3347         ap->rxconfig = rx_cfg_reg;
3348         ret = ANEG_OK;
3349
3350         switch(ap->state) {
3351         case ANEG_STATE_UNKNOWN:
3352                 if (ap->flags & (MR_AN_ENABLE | MR_RESTART_AN))
3353                         ap->state = ANEG_STATE_AN_ENABLE;
3354
3355                 /* fallthru */
3356         case ANEG_STATE_AN_ENABLE:
3357                 ap->flags &= ~(MR_AN_COMPLETE | MR_PAGE_RX);
3358                 if (ap->flags & MR_AN_ENABLE) {
3359                         ap->link_time = 0;
3360                         ap->cur_time = 0;
3361                         ap->ability_match_cfg = 0;
3362                         ap->ability_match_count = 0;
3363                         ap->ability_match = 0;
3364                         ap->idle_match = 0;
3365                         ap->ack_match = 0;
3366
3367                         ap->state = ANEG_STATE_RESTART_INIT;
3368                 } else {
3369                         ap->state = ANEG_STATE_DISABLE_LINK_OK;
3370                 }
3371                 break;
3372
3373         case ANEG_STATE_RESTART_INIT:
3374                 ap->link_time = ap->cur_time;
3375                 ap->flags &= ~(MR_NP_LOADED);
3376                 ap->txconfig = 0;
3377                 tw32(MAC_TX_AUTO_NEG, 0);
3378                 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
3379                 tw32_f(MAC_MODE, tp->mac_mode);
3380                 udelay(40);
3381
3382                 ret = ANEG_TIMER_ENAB;
3383                 ap->state = ANEG_STATE_RESTART;
3384
3385                 /* fallthru */
3386         case ANEG_STATE_RESTART:
3387                 delta = ap->cur_time - ap->link_time;
3388                 if (delta > ANEG_STATE_SETTLE_TIME) {
3389                         ap->state = ANEG_STATE_ABILITY_DETECT_INIT;
3390                 } else {
3391                         ret = ANEG_TIMER_ENAB;
3392                 }
3393                 break;
3394
3395         case ANEG_STATE_DISABLE_LINK_OK:
3396                 ret = ANEG_DONE;
3397                 break;
3398
3399         case ANEG_STATE_ABILITY_DETECT_INIT:
3400                 ap->flags &= ~(MR_TOGGLE_TX);
3401                 ap->txconfig = ANEG_CFG_FD;
3402                 flowctrl = tg3_advert_flowctrl_1000X(tp->link_config.flowctrl);
3403                 if (flowctrl & ADVERTISE_1000XPAUSE)
3404                         ap->txconfig |= ANEG_CFG_PS1;
3405                 if (flowctrl & ADVERTISE_1000XPSE_ASYM)
3406                         ap->txconfig |= ANEG_CFG_PS2;
3407                 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
3408                 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
3409                 tw32_f(MAC_MODE, tp->mac_mode);
3410                 udelay(40);
3411
3412                 ap->state = ANEG_STATE_ABILITY_DETECT;
3413                 break;
3414
3415         case ANEG_STATE_ABILITY_DETECT:
3416                 if (ap->ability_match != 0 && ap->rxconfig != 0) {
3417                         ap->state = ANEG_STATE_ACK_DETECT_INIT;
3418                 }
3419                 break;
3420
3421         case ANEG_STATE_ACK_DETECT_INIT:
3422                 ap->txconfig |= ANEG_CFG_ACK;
3423                 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
3424                 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
3425                 tw32_f(MAC_MODE, tp->mac_mode);
3426                 udelay(40);
3427
3428                 ap->state = ANEG_STATE_ACK_DETECT;
3429
3430                 /* fallthru */
3431         case ANEG_STATE_ACK_DETECT:
3432                 if (ap->ack_match != 0) {
3433                         if ((ap->rxconfig & ~ANEG_CFG_ACK) ==
3434                             (ap->ability_match_cfg & ~ANEG_CFG_ACK)) {
3435                                 ap->state = ANEG_STATE_COMPLETE_ACK_INIT;
3436                         } else {
3437                                 ap->state = ANEG_STATE_AN_ENABLE;
3438                         }
3439                 } else if (ap->ability_match != 0 &&
3440                            ap->rxconfig == 0) {
3441                         ap->state = ANEG_STATE_AN_ENABLE;
3442                 }
3443                 break;
3444
3445         case ANEG_STATE_COMPLETE_ACK_INIT:
3446                 if (ap->rxconfig & ANEG_CFG_INVAL) {
3447                         ret = ANEG_FAILED;
3448                         break;
3449                 }
3450                 ap->flags &= ~(MR_LP_ADV_FULL_DUPLEX |
3451                                MR_LP_ADV_HALF_DUPLEX |
3452                                MR_LP_ADV_SYM_PAUSE |
3453                                MR_LP_ADV_ASYM_PAUSE |
3454                                MR_LP_ADV_REMOTE_FAULT1 |
3455                                MR_LP_ADV_REMOTE_FAULT2 |
3456                                MR_LP_ADV_NEXT_PAGE |
3457                                MR_TOGGLE_RX |
3458                                MR_NP_RX);
3459                 if (ap->rxconfig & ANEG_CFG_FD)
3460                         ap->flags |= MR_LP_ADV_FULL_DUPLEX;
3461                 if (ap->rxconfig & ANEG_CFG_HD)
3462                         ap->flags |= MR_LP_ADV_HALF_DUPLEX;
3463                 if (ap->rxconfig & ANEG_CFG_PS1)
3464                         ap->flags |= MR_LP_ADV_SYM_PAUSE;
3465                 if (ap->rxconfig & ANEG_CFG_PS2)
3466                         ap->flags |= MR_LP_ADV_ASYM_PAUSE;
3467                 if (ap->rxconfig & ANEG_CFG_RF1)
3468                         ap->flags |= MR_LP_ADV_REMOTE_FAULT1;
3469                 if (ap->rxconfig & ANEG_CFG_RF2)
3470                         ap->flags |= MR_LP_ADV_REMOTE_FAULT2;
3471                 if (ap->rxconfig & ANEG_CFG_NP)
3472                         ap->flags |= MR_LP_ADV_NEXT_PAGE;
3473
3474                 ap->link_time = ap->cur_time;
3475
3476                 ap->flags ^= (MR_TOGGLE_TX);
3477                 if (ap->rxconfig & 0x0008)
3478                         ap->flags |= MR_TOGGLE_RX;
3479                 if (ap->rxconfig & ANEG_CFG_NP)
3480                         ap->flags |= MR_NP_RX;
3481                 ap->flags |= MR_PAGE_RX;
3482
3483                 ap->state = ANEG_STATE_COMPLETE_ACK;
3484                 ret = ANEG_TIMER_ENAB;
3485                 break;
3486
3487         case ANEG_STATE_COMPLETE_ACK:
3488                 if (ap->ability_match != 0 &&
3489                     ap->rxconfig == 0) {
3490                         ap->state = ANEG_STATE_AN_ENABLE;
3491                         break;
3492                 }
3493                 delta = ap->cur_time - ap->link_time;
3494                 if (delta > ANEG_STATE_SETTLE_TIME) {
3495                         if (!(ap->flags & (MR_LP_ADV_NEXT_PAGE))) {
3496                                 ap->state = ANEG_STATE_IDLE_DETECT_INIT;
3497                         } else {
3498                                 if ((ap->txconfig & ANEG_CFG_NP) == 0 &&
3499                                     !(ap->flags & MR_NP_RX)) {
3500                                         ap->state = ANEG_STATE_IDLE_DETECT_INIT;
3501                                 } else {
3502                                         ret = ANEG_FAILED;
3503                                 }
3504                         }
3505                 }
3506                 break;
3507
3508         case ANEG_STATE_IDLE_DETECT_INIT:
3509                 ap->link_time = ap->cur_time;
3510                 tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
3511                 tw32_f(MAC_MODE, tp->mac_mode);
3512                 udelay(40);
3513
3514                 ap->state = ANEG_STATE_IDLE_DETECT;
3515                 ret = ANEG_TIMER_ENAB;
3516                 break;
3517
3518         case ANEG_STATE_IDLE_DETECT:
3519                 if (ap->ability_match != 0 &&
3520                     ap->rxconfig == 0) {
3521                         ap->state = ANEG_STATE_AN_ENABLE;
3522                         break;
3523                 }
3524                 delta = ap->cur_time - ap->link_time;
3525                 if (delta > ANEG_STATE_SETTLE_TIME) {
3526                         /* XXX another gem from the Broadcom driver :( */
3527                         ap->state = ANEG_STATE_LINK_OK;
3528                 }
3529                 break;
3530
3531         case ANEG_STATE_LINK_OK:
3532                 ap->flags |= (MR_AN_COMPLETE | MR_LINK_OK);
3533                 ret = ANEG_DONE;
3534                 break;
3535
3536         case ANEG_STATE_NEXT_PAGE_WAIT_INIT:
3537                 /* ??? unimplemented */
3538                 break;
3539
3540         case ANEG_STATE_NEXT_PAGE_WAIT:
3541                 /* ??? unimplemented */
3542                 break;
3543
3544         default:
3545                 ret = ANEG_FAILED;
3546                 break;
3547         }
3548
3549         return ret;
3550 }
3551
3552 static int fiber_autoneg(struct tg3 *tp, u32 *txflags, u32 *rxflags)
3553 {
3554         int res = 0;
3555         struct tg3_fiber_aneginfo aninfo;
3556         int status = ANEG_FAILED;
3557         unsigned int tick;
3558         u32 tmp;
3559
3560         tw32_f(MAC_TX_AUTO_NEG, 0);
3561
3562         tmp = tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK;
3563         tw32_f(MAC_MODE, tmp | MAC_MODE_PORT_MODE_GMII);
3564         udelay(40);
3565
3566         tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_SEND_CONFIGS);
3567         udelay(40);
3568
3569         memset(&aninfo, 0, sizeof(aninfo));
3570         aninfo.flags |= MR_AN_ENABLE;
3571         aninfo.state = ANEG_STATE_UNKNOWN;
3572         aninfo.cur_time = 0;
3573         tick = 0;
3574         while (++tick < 195000) {
3575                 status = tg3_fiber_aneg_smachine(tp, &aninfo);
3576                 if (status == ANEG_DONE || status == ANEG_FAILED)
3577                         break;
3578
3579                 udelay(1);
3580         }
3581
3582         tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
3583         tw32_f(MAC_MODE, tp->mac_mode);
3584         udelay(40);
3585
3586         *txflags = aninfo.txconfig;
3587         *rxflags = aninfo.flags;
3588
3589         if (status == ANEG_DONE &&
3590             (aninfo.flags & (MR_AN_COMPLETE | MR_LINK_OK |
3591                              MR_LP_ADV_FULL_DUPLEX)))
3592                 res = 1;
3593
3594         return res;
3595 }
3596
3597 static void tg3_init_bcm8002(struct tg3 *tp)
3598 {
3599         u32 mac_status = tr32(MAC_STATUS);
3600         int i;
3601
3602         /* Reset when initting first time or we have a link. */
3603         if ((tp->tg3_flags & TG3_FLAG_INIT_COMPLETE) &&
3604             !(mac_status & MAC_STATUS_PCS_SYNCED))
3605                 return;
3606
3607         /* Set PLL lock range. */
3608         tg3_writephy(tp, 0x16, 0x8007);
3609
3610         /* SW reset */
3611         tg3_writephy(tp, MII_BMCR, BMCR_RESET);
3612
3613         /* Wait for reset to complete. */
3614         /* XXX schedule_timeout() ... */
3615         for (i = 0; i < 500; i++)
3616                 udelay(10);
3617
3618         /* Config mode; select PMA/Ch 1 regs. */
3619         tg3_writephy(tp, 0x10, 0x8411);
3620
3621         /* Enable auto-lock and comdet, select txclk for tx. */
3622         tg3_writephy(tp, 0x11, 0x0a10);
3623
3624         tg3_writephy(tp, 0x18, 0x00a0);
3625         tg3_writephy(tp, 0x16, 0x41ff);
3626
3627         /* Assert and deassert POR. */
3628         tg3_writephy(tp, 0x13, 0x0400);
3629         udelay(40);
3630         tg3_writephy(tp, 0x13, 0x0000);
3631
3632         tg3_writephy(tp, 0x11, 0x0a50);
3633         udelay(40);
3634         tg3_writephy(tp, 0x11, 0x0a10);
3635
3636         /* Wait for signal to stabilize */
3637         /* XXX schedule_timeout() ... */
3638         for (i = 0; i < 15000; i++)
3639                 udelay(10);
3640
3641         /* Deselect the channel register so we can read the PHYID
3642          * later.
3643          */
3644         tg3_writephy(tp, 0x10, 0x8011);
3645 }
3646
3647 static int tg3_setup_fiber_hw_autoneg(struct tg3 *tp, u32 mac_status)
3648 {
3649         u16 flowctrl;
3650         u32 sg_dig_ctrl, sg_dig_status;
3651         u32 serdes_cfg, expected_sg_dig_ctrl;
3652         int workaround, port_a;
3653         int current_link_up;
3654
3655         serdes_cfg = 0;
3656         expected_sg_dig_ctrl = 0;
3657         workaround = 0;
3658         port_a = 1;
3659         current_link_up = 0;
3660
3661         if (tp->pci_chip_rev_id != CHIPREV_ID_5704_A0 &&
3662             tp->pci_chip_rev_id != CHIPREV_ID_5704_A1) {
3663                 workaround = 1;
3664                 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
3665                         port_a = 0;
3666
3667                 /* preserve bits 0-11,13,14 for signal pre-emphasis */
3668                 /* preserve bits 20-23 for voltage regulator */
3669                 serdes_cfg = tr32(MAC_SERDES_CFG) & 0x00f06fff;
3670         }
3671
3672         sg_dig_ctrl = tr32(SG_DIG_CTRL);
3673
3674         if (tp->link_config.autoneg != AUTONEG_ENABLE) {
3675                 if (sg_dig_ctrl & SG_DIG_USING_HW_AUTONEG) {
3676                         if (workaround) {
3677                                 u32 val = serdes_cfg;
3678
3679                                 if (port_a)
3680                                         val |= 0xc010000;
3681                                 else
3682                                         val |= 0x4010000;
3683                                 tw32_f(MAC_SERDES_CFG, val);
3684                         }
3685
3686                         tw32_f(SG_DIG_CTRL, SG_DIG_COMMON_SETUP);
3687                 }
3688                 if (mac_status & MAC_STATUS_PCS_SYNCED) {
3689                         tg3_setup_flow_control(tp, 0, 0);
3690                         current_link_up = 1;
3691                 }
3692                 goto out;
3693         }
3694
3695         /* Want auto-negotiation.  */
3696         expected_sg_dig_ctrl = SG_DIG_USING_HW_AUTONEG | SG_DIG_COMMON_SETUP;
3697
3698         flowctrl = tg3_advert_flowctrl_1000X(tp->link_config.flowctrl);
3699         if (flowctrl & ADVERTISE_1000XPAUSE)
3700                 expected_sg_dig_ctrl |= SG_DIG_PAUSE_CAP;
3701         if (flowctrl & ADVERTISE_1000XPSE_ASYM)
3702                 expected_sg_dig_ctrl |= SG_DIG_ASYM_PAUSE;
3703
3704         if (sg_dig_ctrl != expected_sg_dig_ctrl) {
3705                 if ((tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT) &&
3706                     tp->serdes_counter &&
3707                     ((mac_status & (MAC_STATUS_PCS_SYNCED |
3708                                     MAC_STATUS_RCVD_CFG)) ==
3709                      MAC_STATUS_PCS_SYNCED)) {
3710                         tp->serdes_counter--;
3711                         current_link_up = 1;
3712                         goto out;
3713                 }
3714 restart_autoneg:
3715                 if (workaround)
3716                         tw32_f(MAC_SERDES_CFG, serdes_cfg | 0xc011000);
3717                 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl | SG_DIG_SOFT_RESET);
3718                 udelay(5);
3719                 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl);
3720
3721                 tp->serdes_counter = SERDES_AN_TIMEOUT_5704S;
3722                 tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
3723         } else if (mac_status & (MAC_STATUS_PCS_SYNCED |
3724                                  MAC_STATUS_SIGNAL_DET)) {
3725                 sg_dig_status = tr32(SG_DIG_STATUS);
3726                 mac_status = tr32(MAC_STATUS);
3727
3728                 if ((sg_dig_status & SG_DIG_AUTONEG_COMPLETE) &&
3729                     (mac_status & MAC_STATUS_PCS_SYNCED)) {
3730                         u32 local_adv = 0, remote_adv = 0;
3731
3732                         if (sg_dig_ctrl & SG_DIG_PAUSE_CAP)
3733                                 local_adv |= ADVERTISE_1000XPAUSE;
3734                         if (sg_dig_ctrl & SG_DIG_ASYM_PAUSE)
3735                                 local_adv |= ADVERTISE_1000XPSE_ASYM;
3736
3737                         if (sg_dig_status & SG_DIG_PARTNER_PAUSE_CAPABLE)
3738                                 remote_adv |= LPA_1000XPAUSE;
3739                         if (sg_dig_status & SG_DIG_PARTNER_ASYM_PAUSE)
3740                                 remote_adv |= LPA_1000XPAUSE_ASYM;
3741
3742                         tg3_setup_flow_control(tp, local_adv, remote_adv);
3743                         current_link_up = 1;
3744                         tp->serdes_counter = 0;
3745                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
3746                 } else if (!(sg_dig_status & SG_DIG_AUTONEG_COMPLETE)) {
3747                         if (tp->serdes_counter)
3748                                 tp->serdes_counter--;
3749                         else {
3750                                 if (workaround) {
3751                                         u32 val = serdes_cfg;
3752
3753                                         if (port_a)
3754                                                 val |= 0xc010000;
3755                                         else
3756                                                 val |= 0x4010000;
3757
3758                                         tw32_f(MAC_SERDES_CFG, val);
3759                                 }
3760
3761                                 tw32_f(SG_DIG_CTRL, SG_DIG_COMMON_SETUP);
3762                                 udelay(40);
3763
3764                                 /* Link parallel detection - link is up */
3765                                 /* only if we have PCS_SYNC and not */
3766                                 /* receiving config code words */
3767                                 mac_status = tr32(MAC_STATUS);
3768                                 if ((mac_status & MAC_STATUS_PCS_SYNCED) &&
3769                                     !(mac_status & MAC_STATUS_RCVD_CFG)) {
3770                                         tg3_setup_flow_control(tp, 0, 0);
3771                                         current_link_up = 1;
3772                                         tp->tg3_flags2 |=
3773                                                 TG3_FLG2_PARALLEL_DETECT;
3774                                         tp->serdes_counter =
3775                                                 SERDES_PARALLEL_DET_TIMEOUT;
3776                                 } else
3777                                         goto restart_autoneg;
3778                         }
3779                 }
3780         } else {
3781                 tp->serdes_counter = SERDES_AN_TIMEOUT_5704S;
3782                 tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
3783         }
3784
3785 out:
3786         return current_link_up;
3787 }
3788
3789 static int tg3_setup_fiber_by_hand(struct tg3 *tp, u32 mac_status)
3790 {
3791         int current_link_up = 0;
3792
3793         if (!(mac_status & MAC_STATUS_PCS_SYNCED))
3794                 goto out;
3795
3796         if (tp->link_config.autoneg == AUTONEG_ENABLE) {
3797                 u32 txflags, rxflags;
3798                 int i;
3799
3800                 if (fiber_autoneg(tp, &txflags, &rxflags)) {
3801                         u32 local_adv = 0, remote_adv = 0;
3802
3803                         if (txflags & ANEG_CFG_PS1)
3804                                 local_adv |= ADVERTISE_1000XPAUSE;
3805                         if (txflags & ANEG_CFG_PS2)
3806                                 local_adv |= ADVERTISE_1000XPSE_ASYM;
3807
3808                         if (rxflags & MR_LP_ADV_SYM_PAUSE)
3809                                 remote_adv |= LPA_1000XPAUSE;
3810                         if (rxflags & MR_LP_ADV_ASYM_PAUSE)
3811                                 remote_adv |= LPA_1000XPAUSE_ASYM;
3812
3813                         tg3_setup_flow_control(tp, local_adv, remote_adv);
3814
3815                         current_link_up = 1;
3816                 }
3817                 for (i = 0; i < 30; i++) {
3818                         udelay(20);
3819                         tw32_f(MAC_STATUS,
3820                                (MAC_STATUS_SYNC_CHANGED |
3821                                 MAC_STATUS_CFG_CHANGED));
3822                         udelay(40);
3823                         if ((tr32(MAC_STATUS) &
3824                              (MAC_STATUS_SYNC_CHANGED |
3825                               MAC_STATUS_CFG_CHANGED)) == 0)
3826                                 break;
3827                 }
3828
3829                 mac_status = tr32(MAC_STATUS);
3830                 if (current_link_up == 0 &&
3831                     (mac_status & MAC_STATUS_PCS_SYNCED) &&
3832                     !(mac_status & MAC_STATUS_RCVD_CFG))
3833                         current_link_up = 1;
3834         } else {
3835                 tg3_setup_flow_control(tp, 0, 0);
3836
3837                 /* Forcing 1000FD link up. */
3838                 current_link_up = 1;
3839
3840                 tw32_f(MAC_MODE, (tp->mac_mode | MAC_MODE_SEND_CONFIGS));
3841                 udelay(40);
3842
3843                 tw32_f(MAC_MODE, tp->mac_mode);
3844                 udelay(40);
3845         }
3846
3847 out:
3848         return current_link_up;
3849 }
3850
3851 static int tg3_setup_fiber_phy(struct tg3 *tp, int force_reset)
3852 {
3853         u32 orig_pause_cfg;
3854         u16 orig_active_speed;
3855         u8 orig_active_duplex;
3856         u32 mac_status;
3857         int current_link_up;
3858         int i;
3859
3860         orig_pause_cfg = tp->link_config.active_flowctrl;
3861         orig_active_speed = tp->link_config.active_speed;
3862         orig_active_duplex = tp->link_config.active_duplex;
3863
3864         if (!(tp->tg3_flags2 & TG3_FLG2_HW_AUTONEG) &&
3865             netif_carrier_ok(tp->dev) &&
3866             (tp->tg3_flags & TG3_FLAG_INIT_COMPLETE)) {
3867                 mac_status = tr32(MAC_STATUS);
3868                 mac_status &= (MAC_STATUS_PCS_SYNCED |
3869                                MAC_STATUS_SIGNAL_DET |
3870                                MAC_STATUS_CFG_CHANGED |
3871                                MAC_STATUS_RCVD_CFG);
3872                 if (mac_status == (MAC_STATUS_PCS_SYNCED |
3873                                    MAC_STATUS_SIGNAL_DET)) {
3874                         tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
3875                                             MAC_STATUS_CFG_CHANGED));
3876                         return 0;
3877                 }
3878         }
3879
3880         tw32_f(MAC_TX_AUTO_NEG, 0);
3881
3882         tp->mac_mode &= ~(MAC_MODE_PORT_MODE_MASK | MAC_MODE_HALF_DUPLEX);
3883         tp->mac_mode |= MAC_MODE_PORT_MODE_TBI;
3884         tw32_f(MAC_MODE, tp->mac_mode);
3885         udelay(40);
3886
3887         if (tp->phy_id == PHY_ID_BCM8002)
3888                 tg3_init_bcm8002(tp);
3889
3890         /* Enable link change event even when serdes polling.  */
3891         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
3892         udelay(40);
3893
3894         current_link_up = 0;
3895         mac_status = tr32(MAC_STATUS);
3896
3897         if (tp->tg3_flags2 & TG3_FLG2_HW_AUTONEG)
3898                 current_link_up = tg3_setup_fiber_hw_autoneg(tp, mac_status);
3899         else
3900                 current_link_up = tg3_setup_fiber_by_hand(tp, mac_status);
3901
3902         tp->hw_status->status =
3903                 (SD_STATUS_UPDATED |
3904                  (tp->hw_status->status & ~SD_STATUS_LINK_CHG));
3905
3906         for (i = 0; i < 100; i++) {
3907                 tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
3908                                     MAC_STATUS_CFG_CHANGED));
3909                 udelay(5);
3910                 if ((tr32(MAC_STATUS) & (MAC_STATUS_SYNC_CHANGED |
3911                                          MAC_STATUS_CFG_CHANGED |
3912                                          MAC_STATUS_LNKSTATE_CHANGED)) == 0)
3913                         break;
3914         }
3915
3916         mac_status = tr32(MAC_STATUS);
3917         if ((mac_status & MAC_STATUS_PCS_SYNCED) == 0) {
3918                 current_link_up = 0;
3919                 if (tp->link_config.autoneg == AUTONEG_ENABLE &&
3920                     tp->serdes_counter == 0) {
3921                         tw32_f(MAC_MODE, (tp->mac_mode |
3922                                           MAC_MODE_SEND_CONFIGS));
3923                         udelay(1);
3924                         tw32_f(MAC_MODE, tp->mac_mode);
3925                 }
3926         }
3927
3928         if (current_link_up == 1) {
3929                 tp->link_config.active_speed = SPEED_1000;
3930                 tp->link_config.active_duplex = DUPLEX_FULL;
3931                 tw32(MAC_LED_CTRL, (tp->led_ctrl |
3932                                     LED_CTRL_LNKLED_OVERRIDE |
3933                                     LED_CTRL_1000MBPS_ON));
3934         } else {
3935                 tp->link_config.active_speed = SPEED_INVALID;
3936                 tp->link_config.active_duplex = DUPLEX_INVALID;
3937                 tw32(MAC_LED_CTRL, (tp->led_ctrl |
3938                                     LED_CTRL_LNKLED_OVERRIDE |
3939                                     LED_CTRL_TRAFFIC_OVERRIDE));
3940         }
3941
3942         if (current_link_up != netif_carrier_ok(tp->dev)) {
3943                 if (current_link_up)
3944                         netif_carrier_on(tp->dev);
3945                 else
3946                         netif_carrier_off(tp->dev);
3947                 tg3_link_report(tp);
3948         } else {
3949                 u32 now_pause_cfg = tp->link_config.active_flowctrl;
3950                 if (orig_pause_cfg != now_pause_cfg ||
3951                     orig_active_speed != tp->link_config.active_speed ||
3952                     orig_active_duplex != tp->link_config.active_duplex)
3953                         tg3_link_report(tp);
3954         }
3955
3956         return 0;
3957 }
3958
3959 static int tg3_setup_fiber_mii_phy(struct tg3 *tp, int force_reset)
3960 {
3961         int current_link_up, err = 0;
3962         u32 bmsr, bmcr;
3963         u16 current_speed;
3964         u8 current_duplex;
3965         u32 local_adv, remote_adv;
3966
3967         tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
3968         tw32_f(MAC_MODE, tp->mac_mode);
3969         udelay(40);
3970
3971         tw32(MAC_EVENT, 0);
3972
3973         tw32_f(MAC_STATUS,
3974              (MAC_STATUS_SYNC_CHANGED |
3975               MAC_STATUS_CFG_CHANGED |
3976               MAC_STATUS_MI_COMPLETION |
3977               MAC_STATUS_LNKSTATE_CHANGED));
3978         udelay(40);
3979
3980         if (force_reset)
3981                 tg3_phy_reset(tp);
3982
3983         current_link_up = 0;
3984         current_speed = SPEED_INVALID;
3985         current_duplex = DUPLEX_INVALID;
3986
3987         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
3988         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
3989         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714) {
3990                 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
3991                         bmsr |= BMSR_LSTATUS;
3992                 else
3993                         bmsr &= ~BMSR_LSTATUS;
3994         }
3995
3996         err |= tg3_readphy(tp, MII_BMCR, &bmcr);
3997
3998         if ((tp->link_config.autoneg == AUTONEG_ENABLE) && !force_reset &&
3999             (tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT)) {
4000                 /* do nothing, just check for link up at the end */
4001         } else if (tp->link_config.autoneg == AUTONEG_ENABLE) {
4002                 u32 adv, new_adv;
4003
4004                 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
4005                 new_adv = adv & ~(ADVERTISE_1000XFULL | ADVERTISE_1000XHALF |
4006                                   ADVERTISE_1000XPAUSE |
4007                                   ADVERTISE_1000XPSE_ASYM |
4008                                   ADVERTISE_SLCT);
4009
4010                 new_adv |= tg3_advert_flowctrl_1000X(tp->link_config.flowctrl);
4011
4012                 if (tp->link_config.advertising & ADVERTISED_1000baseT_Half)
4013                         new_adv |= ADVERTISE_1000XHALF;
4014                 if (tp->link_config.advertising & ADVERTISED_1000baseT_Full)
4015                         new_adv |= ADVERTISE_1000XFULL;
4016
4017                 if ((new_adv != adv) || !(bmcr & BMCR_ANENABLE)) {
4018                         tg3_writephy(tp, MII_ADVERTISE, new_adv);
4019                         bmcr |= BMCR_ANENABLE | BMCR_ANRESTART;
4020                         tg3_writephy(tp, MII_BMCR, bmcr);
4021
4022                         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
4023                         tp->serdes_counter = SERDES_AN_TIMEOUT_5714S;
4024                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
4025
4026                         return err;
4027                 }
4028         } else {
4029                 u32 new_bmcr;
4030
4031                 bmcr &= ~BMCR_SPEED1000;
4032                 new_bmcr = bmcr & ~(BMCR_ANENABLE | BMCR_FULLDPLX);
4033
4034                 if (tp->link_config.duplex == DUPLEX_FULL)
4035                         new_bmcr |= BMCR_FULLDPLX;
4036
4037                 if (new_bmcr != bmcr) {
4038                         /* BMCR_SPEED1000 is a reserved bit that needs
4039                          * to be set on write.
4040                          */
4041                         new_bmcr |= BMCR_SPEED1000;
4042
4043                         /* Force a linkdown */
4044                         if (netif_carrier_ok(tp->dev)) {
4045                                 u32 adv;
4046
4047                                 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
4048                                 adv &= ~(ADVERTISE_1000XFULL |
4049                                          ADVERTISE_1000XHALF |
4050                                          ADVERTISE_SLCT);
4051                                 tg3_writephy(tp, MII_ADVERTISE, adv);
4052                                 tg3_writephy(tp, MII_BMCR, bmcr |
4053                                                            BMCR_ANRESTART |
4054                                                            BMCR_ANENABLE);
4055                                 udelay(10);
4056                                 netif_carrier_off(tp->dev);
4057                         }
4058                         tg3_writephy(tp, MII_BMCR, new_bmcr);
4059                         bmcr = new_bmcr;
4060                         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
4061                         err |= tg3_readphy(tp, MII_BMSR, &bmsr);
4062                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
4063                             ASIC_REV_5714) {
4064                                 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
4065                                         bmsr |= BMSR_LSTATUS;
4066                                 else
4067                                         bmsr &= ~BMSR_LSTATUS;
4068                         }
4069                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
4070                 }
4071         }
4072
4073         if (bmsr & BMSR_LSTATUS) {
4074                 current_speed = SPEED_1000;
4075                 current_link_up = 1;
4076                 if (bmcr & BMCR_FULLDPLX)
4077                         current_duplex = DUPLEX_FULL;
4078                 else
4079                         current_duplex = DUPLEX_HALF;
4080
4081                 local_adv = 0;
4082                 remote_adv = 0;
4083
4084                 if (bmcr & BMCR_ANENABLE) {
4085                         u32 common;
4086
4087                         err |= tg3_readphy(tp, MII_ADVERTISE, &local_adv);
4088                         err |= tg3_readphy(tp, MII_LPA, &remote_adv);
4089                         common = local_adv & remote_adv;
4090                         if (common & (ADVERTISE_1000XHALF |
4091                                       ADVERTISE_1000XFULL)) {
4092                                 if (common & ADVERTISE_1000XFULL)
4093                                         current_duplex = DUPLEX_FULL;
4094                                 else
4095                                         current_duplex = DUPLEX_HALF;
4096                         }
4097                         else
4098                                 current_link_up = 0;
4099                 }
4100         }
4101
4102         if (current_link_up == 1 && current_duplex == DUPLEX_FULL)
4103                 tg3_setup_flow_control(tp, local_adv, remote_adv);
4104
4105         tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
4106         if (tp->link_config.active_duplex == DUPLEX_HALF)
4107                 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
4108
4109         tw32_f(MAC_MODE, tp->mac_mode);
4110         udelay(40);
4111
4112         tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
4113
4114         tp->link_config.active_speed = current_speed;
4115         tp->link_config.active_duplex = current_duplex;
4116
4117         if (current_link_up != netif_carrier_ok(tp->dev)) {
4118                 if (current_link_up)
4119                         netif_carrier_on(tp->dev);
4120                 else {
4121                         netif_carrier_off(tp->dev);
4122                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
4123                 }
4124                 tg3_link_report(tp);
4125         }
4126         return err;
4127 }
4128
4129 static void tg3_serdes_parallel_detect(struct tg3 *tp)
4130 {
4131         if (tp->serdes_counter) {
4132                 /* Give autoneg time to complete. */
4133                 tp->serdes_counter--;
4134                 return;
4135         }
4136         if (!netif_carrier_ok(tp->dev) &&
4137             (tp->link_config.autoneg == AUTONEG_ENABLE)) {
4138                 u32 bmcr;
4139
4140                 tg3_readphy(tp, MII_BMCR, &bmcr);
4141                 if (bmcr & BMCR_ANENABLE) {
4142                         u32 phy1, phy2;
4143
4144                         /* Select shadow register 0x1f */
4145                         tg3_writephy(tp, 0x1c, 0x7c00);
4146                         tg3_readphy(tp, 0x1c, &phy1);
4147
4148                         /* Select expansion interrupt status register */
4149                         tg3_writephy(tp, 0x17, 0x0f01);
4150                         tg3_readphy(tp, 0x15, &phy2);
4151                         tg3_readphy(tp, 0x15, &phy2);
4152
4153                         if ((phy1 & 0x10) && !(phy2 & 0x20)) {
4154                                 /* We have signal detect and not receiving
4155                                  * config code words, link is up by parallel
4156                                  * detection.
4157                                  */
4158
4159                                 bmcr &= ~BMCR_ANENABLE;
4160                                 bmcr |= BMCR_SPEED1000 | BMCR_FULLDPLX;
4161                                 tg3_writephy(tp, MII_BMCR, bmcr);
4162                                 tp->tg3_flags2 |= TG3_FLG2_PARALLEL_DETECT;
4163                         }
4164                 }
4165         }
4166         else if (netif_carrier_ok(tp->dev) &&
4167                  (tp->link_config.autoneg == AUTONEG_ENABLE) &&
4168                  (tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT)) {
4169                 u32 phy2;
4170
4171                 /* Select expansion interrupt status register */
4172                 tg3_writephy(tp, 0x17, 0x0f01);
4173                 tg3_readphy(tp, 0x15, &phy2);
4174                 if (phy2 & 0x20) {
4175                         u32 bmcr;
4176
4177                         /* Config code words received, turn on autoneg. */
4178                         tg3_readphy(tp, MII_BMCR, &bmcr);
4179                         tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANENABLE);
4180
4181                         tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
4182
4183                 }
4184         }
4185 }
4186
4187 static int tg3_setup_phy(struct tg3 *tp, int force_reset)
4188 {
4189         int err;
4190
4191         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
4192                 err = tg3_setup_fiber_phy(tp, force_reset);
4193         } else if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
4194                 err = tg3_setup_fiber_mii_phy(tp, force_reset);
4195         } else {
4196                 err = tg3_setup_copper_phy(tp, force_reset);
4197         }
4198
4199         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5784_AX) {
4200                 u32 val, scale;
4201
4202                 val = tr32(TG3_CPMU_CLCK_STAT) & CPMU_CLCK_STAT_MAC_CLCK_MASK;
4203                 if (val == CPMU_CLCK_STAT_MAC_CLCK_62_5)
4204                         scale = 65;
4205                 else if (val == CPMU_CLCK_STAT_MAC_CLCK_6_25)
4206                         scale = 6;
4207                 else
4208                         scale = 12;
4209
4210                 val = tr32(GRC_MISC_CFG) & ~GRC_MISC_CFG_PRESCALAR_MASK;
4211                 val |= (scale << GRC_MISC_CFG_PRESCALAR_SHIFT);
4212                 tw32(GRC_MISC_CFG, val);
4213         }
4214
4215         if (tp->link_config.active_speed == SPEED_1000 &&
4216             tp->link_config.active_duplex == DUPLEX_HALF)
4217                 tw32(MAC_TX_LENGTHS,
4218                      ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
4219                       (6 << TX_LENGTHS_IPG_SHIFT) |
4220                       (0xff << TX_LENGTHS_SLOT_TIME_SHIFT)));
4221         else
4222                 tw32(MAC_TX_LENGTHS,
4223                      ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
4224                       (6 << TX_LENGTHS_IPG_SHIFT) |
4225                       (32 << TX_LENGTHS_SLOT_TIME_SHIFT)));
4226
4227         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
4228                 if (netif_carrier_ok(tp->dev)) {
4229                         tw32(HOSTCC_STAT_COAL_TICKS,
4230                              tp->coal.stats_block_coalesce_usecs);
4231                 } else {
4232                         tw32(HOSTCC_STAT_COAL_TICKS, 0);
4233                 }
4234         }
4235
4236         if (tp->tg3_flags & TG3_FLAG_ASPM_WORKAROUND) {
4237                 u32 val = tr32(PCIE_PWR_MGMT_THRESH);
4238                 if (!netif_carrier_ok(tp->dev))
4239                         val = (val & ~PCIE_PWR_MGMT_L1_THRESH_MSK) |
4240                               tp->pwrmgmt_thresh;
4241                 else
4242                         val |= PCIE_PWR_MGMT_L1_THRESH_MSK;
4243                 tw32(PCIE_PWR_MGMT_THRESH, val);
4244         }
4245
4246         return err;
4247 }
4248
4249 /* This is called whenever we suspect that the system chipset is re-
4250  * ordering the sequence of MMIO to the tx send mailbox. The symptom
4251  * is bogus tx completions. We try to recover by setting the
4252  * TG3_FLAG_MBOX_WRITE_REORDER flag and resetting the chip later
4253  * in the workqueue.
4254  */
4255 static void tg3_tx_recover(struct tg3 *tp)
4256 {
4257         BUG_ON((tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER) ||
4258                tp->write32_tx_mbox == tg3_write_indirect_mbox);
4259
4260         printk(KERN_WARNING PFX "%s: The system may be re-ordering memory-"
4261                "mapped I/O cycles to the network device, attempting to "
4262                "recover. Please report the problem to the driver maintainer "
4263                "and include system chipset information.\n", tp->dev->name);
4264
4265         spin_lock(&tp->lock);
4266         tp->tg3_flags |= TG3_FLAG_TX_RECOVERY_PENDING;
4267         spin_unlock(&tp->lock);
4268 }
4269
4270 static inline u32 tg3_tx_avail(struct tg3 *tp)
4271 {
4272         smp_mb();
4273         return (tp->tx_pending -
4274                 ((tp->tx_prod - tp->tx_cons) & (TG3_TX_RING_SIZE - 1)));
4275 }
4276
4277 /* Tigon3 never reports partial packet sends.  So we do not
4278  * need special logic to handle SKBs that have not had all
4279  * of their frags sent yet, like SunGEM does.
4280  */
4281 static void tg3_tx(struct tg3 *tp)
4282 {
4283         u32 hw_idx = tp->hw_status->idx[0].tx_consumer;
4284         u32 sw_idx = tp->tx_cons;
4285
4286         while (sw_idx != hw_idx) {
4287                 struct tx_ring_info *ri = &tp->tx_buffers[sw_idx];
4288                 struct sk_buff *skb = ri->skb;
4289                 int i, tx_bug = 0;
4290
4291                 if (unlikely(skb == NULL)) {
4292                         tg3_tx_recover(tp);
4293                         return;
4294                 }
4295
4296                 skb_dma_unmap(&tp->pdev->dev, skb, DMA_TO_DEVICE);
4297
4298                 ri->skb = NULL;
4299
4300                 sw_idx = NEXT_TX(sw_idx);
4301
4302                 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
4303                         ri = &tp->tx_buffers[sw_idx];
4304                         if (unlikely(ri->skb != NULL || sw_idx == hw_idx))
4305                                 tx_bug = 1;
4306                         sw_idx = NEXT_TX(sw_idx);
4307                 }
4308
4309                 dev_kfree_skb(skb);
4310
4311                 if (unlikely(tx_bug)) {
4312                         tg3_tx_recover(tp);
4313                         return;
4314                 }
4315         }
4316
4317         tp->tx_cons = sw_idx;
4318
4319         /* Need to make the tx_cons update visible to tg3_start_xmit()
4320          * before checking for netif_queue_stopped().  Without the
4321          * memory barrier, there is a small possibility that tg3_start_xmit()
4322          * will miss it and cause the queue to be stopped forever.
4323          */
4324         smp_mb();
4325
4326         if (unlikely(netif_queue_stopped(tp->dev) &&
4327                      (tg3_tx_avail(tp) > TG3_TX_WAKEUP_THRESH(tp)))) {
4328                 netif_tx_lock(tp->dev);
4329                 if (netif_queue_stopped(tp->dev) &&
4330                     (tg3_tx_avail(tp) > TG3_TX_WAKEUP_THRESH(tp)))
4331                         netif_wake_queue(tp->dev);
4332                 netif_tx_unlock(tp->dev);
4333         }
4334 }
4335
4336 /* Returns size of skb allocated or < 0 on error.
4337  *
4338  * We only need to fill in the address because the other members
4339  * of the RX descriptor are invariant, see tg3_init_rings.
4340  *
4341  * Note the purposeful assymetry of cpu vs. chip accesses.  For
4342  * posting buffers we only dirty the first cache line of the RX
4343  * descriptor (containing the address).  Whereas for the RX status
4344  * buffers the cpu only reads the last cacheline of the RX descriptor
4345  * (to fetch the error flags, vlan tag, checksum, and opaque cookie).
4346  */
4347 static int tg3_alloc_rx_skb(struct tg3 *tp, u32 opaque_key,
4348                             int src_idx, u32 dest_idx_unmasked)
4349 {
4350         struct tg3_rx_buffer_desc *desc;
4351         struct ring_info *map, *src_map;
4352         struct sk_buff *skb;
4353         dma_addr_t mapping;
4354         int skb_size, dest_idx;
4355
4356         src_map = NULL;
4357         switch (opaque_key) {
4358         case RXD_OPAQUE_RING_STD:
4359                 dest_idx = dest_idx_unmasked % TG3_RX_RING_SIZE;
4360                 desc = &tp->rx_std[dest_idx];
4361                 map = &tp->rx_std_buffers[dest_idx];
4362                 if (src_idx >= 0)
4363                         src_map = &tp->rx_std_buffers[src_idx];
4364                 skb_size = tp->rx_pkt_map_sz;
4365                 break;
4366
4367         case RXD_OPAQUE_RING_JUMBO:
4368                 dest_idx = dest_idx_unmasked % TG3_RX_JUMBO_RING_SIZE;
4369                 desc = &tp->rx_jumbo[dest_idx];
4370                 map = &tp->rx_jumbo_buffers[dest_idx];
4371                 if (src_idx >= 0)
4372                         src_map = &tp->rx_jumbo_buffers[src_idx];
4373                 skb_size = TG3_RX_JMB_MAP_SZ;
4374                 break;
4375
4376         default:
4377                 return -EINVAL;
4378         }
4379
4380         /* Do not overwrite any of the map or rp information
4381          * until we are sure we can commit to a new buffer.
4382          *
4383          * Callers depend upon this behavior and assume that
4384          * we leave everything unchanged if we fail.
4385          */
4386         skb = netdev_alloc_skb(tp->dev, skb_size + tp->rx_offset);
4387         if (skb == NULL)
4388                 return -ENOMEM;
4389
4390         skb_reserve(skb, tp->rx_offset);
4391
4392         mapping = pci_map_single(tp->pdev, skb->data, skb_size,
4393                                  PCI_DMA_FROMDEVICE);
4394
4395         map->skb = skb;
4396         pci_unmap_addr_set(map, mapping, mapping);
4397
4398         if (src_map != NULL)
4399                 src_map->skb = NULL;
4400
4401         desc->addr_hi = ((u64)mapping >> 32);
4402         desc->addr_lo = ((u64)mapping & 0xffffffff);
4403
4404         return skb_size;
4405 }
4406
4407 /* We only need to move over in the address because the other
4408  * members of the RX descriptor are invariant.  See notes above
4409  * tg3_alloc_rx_skb for full details.
4410  */
4411 static void tg3_recycle_rx(struct tg3 *tp, u32 opaque_key,
4412                            int src_idx, u32 dest_idx_unmasked)
4413 {
4414         struct tg3_rx_buffer_desc *src_desc, *dest_desc;
4415         struct ring_info *src_map, *dest_map;
4416         int dest_idx;
4417
4418         switch (opaque_key) {
4419         case RXD_OPAQUE_RING_STD:
4420                 dest_idx = dest_idx_unmasked % TG3_RX_RING_SIZE;
4421                 dest_desc = &tp->rx_std[dest_idx];
4422                 dest_map = &tp->rx_std_buffers[dest_idx];
4423                 src_desc = &tp->rx_std[src_idx];
4424                 src_map = &tp->rx_std_buffers[src_idx];
4425                 break;
4426
4427         case RXD_OPAQUE_RING_JUMBO:
4428                 dest_idx = dest_idx_unmasked % TG3_RX_JUMBO_RING_SIZE;
4429                 dest_desc = &tp->rx_jumbo[dest_idx];
4430                 dest_map = &tp->rx_jumbo_buffers[dest_idx];
4431                 src_desc = &tp->rx_jumbo[src_idx];
4432                 src_map = &tp->rx_jumbo_buffers[src_idx];
4433                 break;
4434
4435         default:
4436                 return;
4437         }
4438
4439         dest_map->skb = src_map->skb;
4440         pci_unmap_addr_set(dest_map, mapping,
4441                            pci_unmap_addr(src_map, mapping));
4442         dest_desc->addr_hi = src_desc->addr_hi;
4443         dest_desc->addr_lo = src_desc->addr_lo;
4444
4445         src_map->skb = NULL;
4446 }
4447
4448 #if TG3_VLAN_TAG_USED
4449 static int tg3_vlan_rx(struct tg3 *tp, struct sk_buff *skb, u16 vlan_tag)
4450 {
4451         return vlan_gro_receive(&tp->napi, tp->vlgrp, vlan_tag, skb);
4452 }
4453 #endif
4454
4455 /* The RX ring scheme is composed of multiple rings which post fresh
4456  * buffers to the chip, and one special ring the chip uses to report
4457  * status back to the host.
4458  *
4459  * The special ring reports the status of received packets to the
4460  * host.  The chip does not write into the original descriptor the
4461  * RX buffer was obtained from.  The chip simply takes the original
4462  * descriptor as provided by the host, updates the status and length
4463  * field, then writes this into the next status ring entry.
4464  *
4465  * Each ring the host uses to post buffers to the chip is described
4466  * by a TG3_BDINFO entry in the chips SRAM area.  When a packet arrives,
4467  * it is first placed into the on-chip ram.  When the packet's length
4468  * is known, it walks down the TG3_BDINFO entries to select the ring.
4469  * Each TG3_BDINFO specifies a MAXLEN field and the first TG3_BDINFO
4470  * which is within the range of the new packet's length is chosen.
4471  *
4472  * The "separate ring for rx status" scheme may sound queer, but it makes
4473  * sense from a cache coherency perspective.  If only the host writes
4474  * to the buffer post rings, and only the chip writes to the rx status
4475  * rings, then cache lines never move beyond shared-modified state.
4476  * If both the host and chip were to write into the same ring, cache line
4477  * eviction could occur since both entities want it in an exclusive state.
4478  */
4479 static int tg3_rx(struct tg3 *tp, int budget)
4480 {
4481         u32 work_mask, rx_std_posted = 0;
4482         u32 sw_idx = tp->rx_rcb_ptr;
4483         u16 hw_idx;
4484         int received;
4485
4486         hw_idx = tp->hw_status->idx[0].rx_producer;
4487         /*
4488          * We need to order the read of hw_idx and the read of
4489          * the opaque cookie.
4490          */
4491         rmb();
4492         work_mask = 0;
4493         received = 0;
4494         while (sw_idx != hw_idx && budget > 0) {
4495                 struct tg3_rx_buffer_desc *desc = &tp->rx_rcb[sw_idx];
4496                 unsigned int len;
4497                 struct sk_buff *skb;
4498                 dma_addr_t dma_addr;
4499                 u32 opaque_key, desc_idx, *post_ptr;
4500
4501                 desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
4502                 opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
4503                 if (opaque_key == RXD_OPAQUE_RING_STD) {
4504                         dma_addr = pci_unmap_addr(&tp->rx_std_buffers[desc_idx],
4505                                                   mapping);
4506                         skb = tp->rx_std_buffers[desc_idx].skb;
4507                         post_ptr = &tp->rx_std_ptr;
4508                         rx_std_posted++;
4509                 } else if (opaque_key == RXD_OPAQUE_RING_JUMBO) {
4510                         dma_addr = pci_unmap_addr(&tp->rx_jumbo_buffers[desc_idx],
4511                                                   mapping);
4512                         skb = tp->rx_jumbo_buffers[desc_idx].skb;
4513                         post_ptr = &tp->rx_jumbo_ptr;
4514                 }
4515                 else {
4516                         goto next_pkt_nopost;
4517                 }
4518
4519                 work_mask |= opaque_key;
4520
4521                 if ((desc->err_vlan & RXD_ERR_MASK) != 0 &&
4522                     (desc->err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII)) {
4523                 drop_it:
4524                         tg3_recycle_rx(tp, opaque_key,
4525                                        desc_idx, *post_ptr);
4526                 drop_it_no_recycle:
4527                         /* Other statistics kept track of by card. */
4528                         tp->net_stats.rx_dropped++;
4529                         goto next_pkt;
4530                 }
4531
4532                 len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT) -
4533                       ETH_FCS_LEN;
4534
4535                 if (len > RX_COPY_THRESHOLD
4536                         && tp->rx_offset == NET_IP_ALIGN
4537                         /* rx_offset will likely not equal NET_IP_ALIGN
4538                          * if this is a 5701 card running in PCI-X mode
4539                          * [see tg3_get_invariants()]
4540                          */
4541                 ) {
4542                         int skb_size;
4543
4544                         skb_size = tg3_alloc_rx_skb(tp, opaque_key,
4545                                                     desc_idx, *post_ptr);
4546                         if (skb_size < 0)
4547                                 goto drop_it;
4548
4549                         pci_unmap_single(tp->pdev, dma_addr, skb_size,
4550                                          PCI_DMA_FROMDEVICE);
4551
4552                         skb_put(skb, len);
4553                 } else {
4554                         struct sk_buff *copy_skb;
4555
4556                         tg3_recycle_rx(tp, opaque_key,
4557                                        desc_idx, *post_ptr);
4558
4559                         copy_skb = netdev_alloc_skb(tp->dev,
4560                                                     len + TG3_RAW_IP_ALIGN);
4561                         if (copy_skb == NULL)
4562                                 goto drop_it_no_recycle;
4563
4564                         skb_reserve(copy_skb, TG3_RAW_IP_ALIGN);
4565                         skb_put(copy_skb, len);
4566                         pci_dma_sync_single_for_cpu(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
4567                         skb_copy_from_linear_data(skb, copy_skb->data, len);
4568                         pci_dma_sync_single_for_device(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
4569
4570                         /* We'll reuse the original ring buffer. */
4571                         skb = copy_skb;
4572                 }
4573
4574                 if ((tp->tg3_flags & TG3_FLAG_RX_CHECKSUMS) &&
4575                     (desc->type_flags & RXD_FLAG_TCPUDP_CSUM) &&
4576                     (((desc->ip_tcp_csum & RXD_TCPCSUM_MASK)
4577                       >> RXD_TCPCSUM_SHIFT) == 0xffff))
4578                         skb->ip_summed = CHECKSUM_UNNECESSARY;
4579                 else
4580                         skb->ip_summed = CHECKSUM_NONE;
4581
4582                 skb->protocol = eth_type_trans(skb, tp->dev);
4583
4584                 if (len > (tp->dev->mtu + ETH_HLEN) &&
4585                     skb->protocol != htons(ETH_P_8021Q)) {
4586                         dev_kfree_skb(skb);
4587                         goto next_pkt;
4588                 }
4589
4590 #if TG3_VLAN_TAG_USED
4591                 if (tp->vlgrp != NULL &&
4592                     desc->type_flags & RXD_FLAG_VLAN) {
4593                         tg3_vlan_rx(tp, skb,
4594                                     desc->err_vlan & RXD_VLAN_MASK);
4595                 } else
4596 #endif
4597                         napi_gro_receive(&tp->napi, skb);
4598
4599                 received++;
4600                 budget--;
4601
4602 next_pkt:
4603                 (*post_ptr)++;
4604
4605                 if (unlikely(rx_std_posted >= tp->rx_std_max_post)) {
4606                         u32 idx = *post_ptr % TG3_RX_RING_SIZE;
4607
4608                         tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX +
4609                                      TG3_64BIT_REG_LOW, idx);
4610                         work_mask &= ~RXD_OPAQUE_RING_STD;
4611                         rx_std_posted = 0;
4612                 }
4613 next_pkt_nopost:
4614                 sw_idx++;
4615                 sw_idx &= (TG3_RX_RCB_RING_SIZE(tp) - 1);
4616
4617                 /* Refresh hw_idx to see if there is new work */
4618                 if (sw_idx == hw_idx) {
4619                         hw_idx = tp->hw_status->idx[0].rx_producer;
4620                         rmb();
4621                 }
4622         }
4623
4624         /* ACK the status ring. */
4625         tp->rx_rcb_ptr = sw_idx;
4626         tw32_rx_mbox(MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW, sw_idx);
4627
4628         /* Refill RX ring(s). */
4629         if (work_mask & RXD_OPAQUE_RING_STD) {
4630                 sw_idx = tp->rx_std_ptr % TG3_RX_RING_SIZE;
4631                 tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW,
4632                              sw_idx);
4633         }
4634         if (work_mask & RXD_OPAQUE_RING_JUMBO) {
4635                 sw_idx = tp->rx_jumbo_ptr % TG3_RX_JUMBO_RING_SIZE;
4636                 tw32_rx_mbox(MAILBOX_RCV_JUMBO_PROD_IDX + TG3_64BIT_REG_LOW,
4637                              sw_idx);
4638         }
4639         mmiowb();
4640
4641         return received;
4642 }
4643
4644 static int tg3_poll_work(struct tg3 *tp, int work_done, int budget)
4645 {
4646         struct tg3_hw_status *sblk = tp->hw_status;
4647
4648         /* handle link change and other phy events */
4649         if (!(tp->tg3_flags &
4650               (TG3_FLAG_USE_LINKCHG_REG |
4651                TG3_FLAG_POLL_SERDES))) {
4652                 if (sblk->status & SD_STATUS_LINK_CHG) {
4653                         sblk->status = SD_STATUS_UPDATED |
4654                                 (sblk->status & ~SD_STATUS_LINK_CHG);
4655                         spin_lock(&tp->lock);
4656                         if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB) {
4657                                 tw32_f(MAC_STATUS,
4658                                      (MAC_STATUS_SYNC_CHANGED |
4659                                       MAC_STATUS_CFG_CHANGED |
4660                                       MAC_STATUS_MI_COMPLETION |
4661                                       MAC_STATUS_LNKSTATE_CHANGED));
4662                                 udelay(40);
4663                         } else
4664                                 tg3_setup_phy(tp, 0);
4665                         spin_unlock(&tp->lock);
4666                 }
4667         }
4668
4669         /* run TX completion thread */
4670         if (sblk->idx[0].tx_consumer != tp->tx_cons) {
4671                 tg3_tx(tp);
4672                 if (unlikely(tp->tg3_flags & TG3_FLAG_TX_RECOVERY_PENDING))
4673                         return work_done;
4674         }
4675
4676         /* run RX thread, within the bounds set by NAPI.
4677          * All RX "locking" is done by ensuring outside
4678          * code synchronizes with tg3->napi.poll()
4679          */
4680         if (sblk->idx[0].rx_producer != tp->rx_rcb_ptr)
4681                 work_done += tg3_rx(tp, budget - work_done);
4682
4683         return work_done;
4684 }
4685
4686 static int tg3_poll(struct napi_struct *napi, int budget)
4687 {
4688         struct tg3 *tp = container_of(napi, struct tg3, napi);
4689         int work_done = 0;
4690         struct tg3_hw_status *sblk = tp->hw_status;
4691
4692         while (1) {
4693                 work_done = tg3_poll_work(tp, work_done, budget);
4694
4695                 if (unlikely(tp->tg3_flags & TG3_FLAG_TX_RECOVERY_PENDING))
4696                         goto tx_recovery;
4697
4698                 if (unlikely(work_done >= budget))
4699                         break;
4700
4701                 if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) {
4702                         /* tp->last_tag is used in tg3_restart_ints() below
4703                          * to tell the hw how much work has been processed,
4704                          * so we must read it before checking for more work.
4705                          */
4706                         tp->last_tag = sblk->status_tag;
4707                         tp->last_irq_tag = tp->last_tag;
4708                         rmb();
4709                 } else
4710                         sblk->status &= ~SD_STATUS_UPDATED;
4711
4712                 if (likely(!tg3_has_work(tp))) {
4713                         napi_complete(napi);
4714                         tg3_restart_ints(tp);
4715                         break;
4716                 }
4717         }
4718
4719         return work_done;
4720
4721 tx_recovery:
4722         /* work_done is guaranteed to be less than budget. */
4723         napi_complete(napi);
4724         schedule_work(&tp->reset_task);
4725         return work_done;
4726 }
4727
4728 static void tg3_irq_quiesce(struct tg3 *tp)
4729 {
4730         BUG_ON(tp->irq_sync);
4731
4732         tp->irq_sync = 1;
4733         smp_mb();
4734
4735         synchronize_irq(tp->pdev->irq);
4736 }
4737
4738 static inline int tg3_irq_sync(struct tg3 *tp)
4739 {
4740         return tp->irq_sync;
4741 }
4742
4743 /* Fully shutdown all tg3 driver activity elsewhere in the system.
4744  * If irq_sync is non-zero, then the IRQ handler must be synchronized
4745  * with as well.  Most of the time, this is not necessary except when
4746  * shutting down the device.
4747  */
4748 static inline void tg3_full_lock(struct tg3 *tp, int irq_sync)
4749 {
4750         spin_lock_bh(&tp->lock);
4751         if (irq_sync)
4752                 tg3_irq_quiesce(tp);
4753 }
4754
4755 static inline void tg3_full_unlock(struct tg3 *tp)
4756 {
4757         spin_unlock_bh(&tp->lock);
4758 }
4759
4760 /* One-shot MSI handler - Chip automatically disables interrupt
4761  * after sending MSI so driver doesn't have to do it.
4762  */
4763 static irqreturn_t tg3_msi_1shot(int irq, void *dev_id)
4764 {
4765         struct net_device *dev = dev_id;
4766         struct tg3 *tp = netdev_priv(dev);
4767
4768         prefetch(tp->hw_status);
4769         prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
4770
4771         if (likely(!tg3_irq_sync(tp)))
4772                 napi_schedule(&tp->napi);
4773
4774         return IRQ_HANDLED;
4775 }
4776
4777 /* MSI ISR - No need to check for interrupt sharing and no need to
4778  * flush status block and interrupt mailbox. PCI ordering rules
4779  * guarantee that MSI will arrive after the status block.
4780  */
4781 static irqreturn_t tg3_msi(int irq, void *dev_id)
4782 {
4783         struct net_device *dev = dev_id;
4784         struct tg3 *tp = netdev_priv(dev);
4785
4786         prefetch(tp->hw_status);
4787         prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
4788         /*
4789          * Writing any value to intr-mbox-0 clears PCI INTA# and
4790          * chip-internal interrupt pending events.
4791          * Writing non-zero to intr-mbox-0 additional tells the
4792          * NIC to stop sending us irqs, engaging "in-intr-handler"
4793          * event coalescing.
4794          */
4795         tw32_mailbox(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
4796         if (likely(!tg3_irq_sync(tp)))
4797                 napi_schedule(&tp->napi);
4798
4799         return IRQ_RETVAL(1);
4800 }
4801
4802 static irqreturn_t tg3_interrupt(int irq, void *dev_id)
4803 {
4804         struct net_device *dev = dev_id;
4805         struct tg3 *tp = netdev_priv(dev);
4806         struct tg3_hw_status *sblk = tp->hw_status;
4807         unsigned int handled = 1;
4808
4809         /* In INTx mode, it is possible for the interrupt to arrive at
4810          * the CPU before the status block posted prior to the interrupt.
4811          * Reading the PCI State register will confirm whether the
4812          * interrupt is ours and will flush the status block.
4813          */
4814         if (unlikely(!(sblk->status & SD_STATUS_UPDATED))) {
4815                 if ((tp->tg3_flags & TG3_FLAG_CHIP_RESETTING) ||
4816                     (tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
4817                         handled = 0;
4818                         goto out;
4819                 }
4820         }
4821
4822         /*
4823          * Writing any value to intr-mbox-0 clears PCI INTA# and
4824          * chip-internal interrupt pending events.
4825          * Writing non-zero to intr-mbox-0 additional tells the
4826          * NIC to stop sending us irqs, engaging "in-intr-handler"
4827          * event coalescing.
4828          *
4829          * Flush the mailbox to de-assert the IRQ immediately to prevent
4830          * spurious interrupts.  The flush impacts performance but
4831          * excessive spurious interrupts can be worse in some cases.
4832          */
4833         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
4834         if (tg3_irq_sync(tp))
4835                 goto out;
4836         sblk->status &= ~SD_STATUS_UPDATED;
4837         if (likely(tg3_has_work(tp))) {
4838                 prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
4839                 napi_schedule(&tp->napi);
4840         } else {
4841                 /* No work, shared interrupt perhaps?  re-enable
4842                  * interrupts, and flush that PCI write
4843                  */
4844                 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
4845                                0x00000000);
4846         }
4847 out:
4848         return IRQ_RETVAL(handled);
4849 }
4850
4851 static irqreturn_t tg3_interrupt_tagged(int irq, void *dev_id)
4852 {
4853         struct net_device *dev = dev_id;
4854         struct tg3 *tp = netdev_priv(dev);
4855         struct tg3_hw_status *sblk = tp->hw_status;
4856         unsigned int handled = 1;
4857
4858         /* In INTx mode, it is possible for the interrupt to arrive at
4859          * the CPU before the status block posted prior to the interrupt.
4860          * Reading the PCI State register will confirm whether the
4861          * interrupt is ours and will flush the status block.
4862          */
4863         if (unlikely(sblk->status_tag == tp->last_irq_tag)) {
4864                 if ((tp->tg3_flags & TG3_FLAG_CHIP_RESETTING) ||
4865                     (tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
4866                         handled = 0;
4867                         goto out;
4868                 }
4869         }
4870
4871         /*
4872          * writing any value to intr-mbox-0 clears PCI INTA# and
4873          * chip-internal interrupt pending events.
4874          * writing non-zero to intr-mbox-0 additional tells the
4875          * NIC to stop sending us irqs, engaging "in-intr-handler"
4876          * event coalescing.
4877          *
4878          * Flush the mailbox to de-assert the IRQ immediately to prevent
4879          * spurious interrupts.  The flush impacts performance but
4880          * excessive spurious interrupts can be worse in some cases.
4881          */
4882         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
4883
4884         /*
4885          * In a shared interrupt configuration, sometimes other devices'
4886          * interrupts will scream.  We record the current status tag here
4887          * so that the above check can report that the screaming interrupts
4888          * are unhandled.  Eventually they will be silenced.
4889          */
4890         tp->last_irq_tag = sblk->status_tag;
4891
4892         if (tg3_irq_sync(tp))
4893                 goto out;
4894
4895         prefetch(&tp->rx_rcb[tp->rx_rcb_ptr]);
4896
4897         napi_schedule(&tp->napi);
4898
4899 out:
4900         return IRQ_RETVAL(handled);
4901 }
4902
4903 /* ISR for interrupt test */
4904 static irqreturn_t tg3_test_isr(int irq, void *dev_id)
4905 {
4906         struct net_device *dev = dev_id;
4907         struct tg3 *tp = netdev_priv(dev);
4908         struct tg3_hw_status *sblk = tp->hw_status;
4909
4910         if ((sblk->status & SD_STATUS_UPDATED) ||
4911             !(tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
4912                 tg3_disable_ints(tp);
4913                 return IRQ_RETVAL(1);
4914         }
4915         return IRQ_RETVAL(0);
4916 }
4917
4918 static int tg3_init_hw(struct tg3 *, int);
4919 static int tg3_halt(struct tg3 *, int, int);
4920
4921 /* Restart hardware after configuration changes, self-test, etc.
4922  * Invoked with tp->lock held.
4923  */
4924 static int tg3_restart_hw(struct tg3 *tp, int reset_phy)
4925         __releases(tp->lock)
4926         __acquires(tp->lock)
4927 {
4928         int err;
4929
4930         err = tg3_init_hw(tp, reset_phy);
4931         if (err) {
4932                 printk(KERN_ERR PFX "%s: Failed to re-initialize device, "
4933                        "aborting.\n", tp->dev->name);
4934                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
4935                 tg3_full_unlock(tp);
4936                 del_timer_sync(&tp->timer);
4937                 tp->irq_sync = 0;
4938                 napi_enable(&tp->napi);
4939                 dev_close(tp->dev);
4940                 tg3_full_lock(tp, 0);
4941         }
4942         return err;
4943 }
4944
4945 #ifdef CONFIG_NET_POLL_CONTROLLER
4946 static void tg3_poll_controller(struct net_device *dev)
4947 {
4948         struct tg3 *tp = netdev_priv(dev);
4949
4950         tg3_interrupt(tp->pdev->irq, dev);
4951 }
4952 #endif
4953
4954 static void tg3_reset_task(struct work_struct *work)
4955 {
4956         struct tg3 *tp = container_of(work, struct tg3, reset_task);
4957         int err;
4958         unsigned int restart_timer;
4959
4960         tg3_full_lock(tp, 0);
4961
4962         if (!netif_running(tp->dev)) {
4963                 tg3_full_unlock(tp);
4964                 return;
4965         }
4966
4967         tg3_full_unlock(tp);
4968
4969         tg3_phy_stop(tp);
4970
4971         tg3_netif_stop(tp);
4972
4973         tg3_full_lock(tp, 1);
4974
4975         restart_timer = tp->tg3_flags2 & TG3_FLG2_RESTART_TIMER;
4976         tp->tg3_flags2 &= ~TG3_FLG2_RESTART_TIMER;
4977
4978         if (tp->tg3_flags & TG3_FLAG_TX_RECOVERY_PENDING) {
4979                 tp->write32_tx_mbox = tg3_write32_tx_mbox;
4980                 tp->write32_rx_mbox = tg3_write_flush_reg32;
4981                 tp->tg3_flags |= TG3_FLAG_MBOX_WRITE_REORDER;
4982                 tp->tg3_flags &= ~TG3_FLAG_TX_RECOVERY_PENDING;
4983         }
4984
4985         tg3_halt(tp, RESET_KIND_SHUTDOWN, 0);
4986         err = tg3_init_hw(tp, 1);
4987         if (err)
4988                 goto out;
4989
4990         tg3_netif_start(tp);
4991
4992         if (restart_timer)
4993                 mod_timer(&tp->timer, jiffies + 1);
4994
4995 out:
4996         tg3_full_unlock(tp);
4997
4998         if (!err)
4999                 tg3_phy_start(tp);
5000 }
5001
5002 static void tg3_dump_short_state(struct tg3 *tp)
5003 {
5004         printk(KERN_ERR PFX "DEBUG: MAC_TX_STATUS[%08x] MAC_RX_STATUS[%08x]\n",
5005                tr32(MAC_TX_STATUS), tr32(MAC_RX_STATUS));
5006         printk(KERN_ERR PFX "DEBUG: RDMAC_STATUS[%08x] WDMAC_STATUS[%08x]\n",
5007                tr32(RDMAC_STATUS), tr32(WDMAC_STATUS));
5008 }
5009
5010 static void tg3_tx_timeout(struct net_device *dev)
5011 {
5012         struct tg3 *tp = netdev_priv(dev);
5013
5014         if (netif_msg_tx_err(tp)) {
5015                 printk(KERN_ERR PFX "%s: transmit timed out, resetting\n",
5016                        dev->name);
5017                 tg3_dump_short_state(tp);
5018         }
5019
5020         schedule_work(&tp->reset_task);
5021 }
5022
5023 /* Test for DMA buffers crossing any 4GB boundaries: 4G, 8G, etc */
5024 static inline int tg3_4g_overflow_test(dma_addr_t mapping, int len)
5025 {
5026         u32 base = (u32) mapping & 0xffffffff;
5027
5028         return ((base > 0xffffdcc0) &&
5029                 (base + len + 8 < base));
5030 }
5031
5032 /* Test for DMA addresses > 40-bit */
5033 static inline int tg3_40bit_overflow_test(struct tg3 *tp, dma_addr_t mapping,
5034                                           int len)
5035 {
5036 #if defined(CONFIG_HIGHMEM) && (BITS_PER_LONG == 64)
5037         if (tp->tg3_flags & TG3_FLAG_40BIT_DMA_BUG)
5038                 return (((u64) mapping + len) > DMA_BIT_MASK(40));
5039         return 0;
5040 #else
5041         return 0;
5042 #endif
5043 }
5044
5045 static void tg3_set_txd(struct tg3 *, int, dma_addr_t, int, u32, u32);
5046
5047 /* Workaround 4GB and 40-bit hardware DMA bugs. */
5048 static int tigon3_dma_hwbug_workaround(struct tg3 *tp, struct sk_buff *skb,
5049                                        u32 last_plus_one, u32 *start,
5050                                        u32 base_flags, u32 mss)
5051 {
5052         struct sk_buff *new_skb;
5053         dma_addr_t new_addr = 0;
5054         u32 entry = *start;
5055         int i, ret = 0;
5056
5057         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701)
5058                 new_skb = skb_copy(skb, GFP_ATOMIC);
5059         else {
5060                 int more_headroom = 4 - ((unsigned long)skb->data & 3);
5061
5062                 new_skb = skb_copy_expand(skb,
5063                                           skb_headroom(skb) + more_headroom,
5064                                           skb_tailroom(skb), GFP_ATOMIC);
5065         }
5066
5067         if (!new_skb) {
5068                 ret = -1;
5069         } else {
5070                 /* New SKB is guaranteed to be linear. */
5071                 entry = *start;
5072                 ret = skb_dma_map(&tp->pdev->dev, new_skb, DMA_TO_DEVICE);
5073                 new_addr = skb_shinfo(new_skb)->dma_head;
5074
5075                 /* Make sure new skb does not cross any 4G boundaries.
5076                  * Drop the packet if it does.
5077                  */
5078                 if (ret || tg3_4g_overflow_test(new_addr, new_skb->len)) {
5079                         if (!ret)
5080                                 skb_dma_unmap(&tp->pdev->dev, new_skb,
5081                                               DMA_TO_DEVICE);
5082                         ret = -1;
5083                         dev_kfree_skb(new_skb);
5084                         new_skb = NULL;
5085                 } else {
5086                         tg3_set_txd(tp, entry, new_addr, new_skb->len,
5087                                     base_flags, 1 | (mss << 1));
5088                         *start = NEXT_TX(entry);
5089                 }
5090         }
5091
5092         /* Now clean up the sw ring entries. */
5093         i = 0;
5094         while (entry != last_plus_one) {
5095                 if (i == 0) {
5096                         tp->tx_buffers[entry].skb = new_skb;
5097                 } else {
5098                         tp->tx_buffers[entry].skb = NULL;
5099                 }
5100                 entry = NEXT_TX(entry);
5101                 i++;
5102         }
5103
5104         skb_dma_unmap(&tp->pdev->dev, skb, DMA_TO_DEVICE);
5105         dev_kfree_skb(skb);
5106
5107         return ret;
5108 }
5109
5110 static void tg3_set_txd(struct tg3 *tp, int entry,
5111                         dma_addr_t mapping, int len, u32 flags,
5112                         u32 mss_and_is_end)
5113 {
5114         struct tg3_tx_buffer_desc *txd = &tp->tx_ring[entry];
5115         int is_end = (mss_and_is_end & 0x1);
5116         u32 mss = (mss_and_is_end >> 1);
5117         u32 vlan_tag = 0;
5118
5119         if (is_end)
5120                 flags |= TXD_FLAG_END;
5121         if (flags & TXD_FLAG_VLAN) {
5122                 vlan_tag = flags >> 16;
5123                 flags &= 0xffff;
5124         }
5125         vlan_tag |= (mss << TXD_MSS_SHIFT);
5126
5127         txd->addr_hi = ((u64) mapping >> 32);
5128         txd->addr_lo = ((u64) mapping & 0xffffffff);
5129         txd->len_flags = (len << TXD_LEN_SHIFT) | flags;
5130         txd->vlan_tag = vlan_tag << TXD_VLAN_TAG_SHIFT;
5131 }
5132
5133 /* hard_start_xmit for devices that don't have any bugs and
5134  * support TG3_FLG2_HW_TSO_2 only.
5135  */
5136 static int tg3_start_xmit(struct sk_buff *skb, struct net_device *dev)
5137 {
5138         struct tg3 *tp = netdev_priv(dev);
5139         u32 len, entry, base_flags, mss;
5140         struct skb_shared_info *sp;
5141         dma_addr_t mapping;
5142
5143         len = skb_headlen(skb);
5144
5145         /* We are running in BH disabled context with netif_tx_lock
5146          * and TX reclaim runs via tp->napi.poll inside of a software
5147          * interrupt.  Furthermore, IRQ processing runs lockless so we have
5148          * no IRQ context deadlocks to worry about either.  Rejoice!
5149          */
5150         if (unlikely(tg3_tx_avail(tp) <= (skb_shinfo(skb)->nr_frags + 1))) {
5151                 if (!netif_queue_stopped(dev)) {
5152                         netif_stop_queue(dev);
5153
5154                         /* This is a hard error, log it. */
5155                         printk(KERN_ERR PFX "%s: BUG! Tx Ring full when "
5156                                "queue awake!\n", dev->name);
5157                 }
5158                 return NETDEV_TX_BUSY;
5159         }
5160
5161         entry = tp->tx_prod;
5162         base_flags = 0;
5163         mss = 0;
5164         if ((mss = skb_shinfo(skb)->gso_size) != 0) {
5165                 int tcp_opt_len, ip_tcp_len;
5166
5167                 if (skb_header_cloned(skb) &&
5168                     pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
5169                         dev_kfree_skb(skb);
5170                         goto out_unlock;
5171                 }
5172
5173                 if (skb_shinfo(skb)->gso_type & SKB_GSO_TCPV6)
5174                         mss |= (skb_headlen(skb) - ETH_HLEN) << 9;
5175                 else {
5176                         struct iphdr *iph = ip_hdr(skb);
5177
5178                         tcp_opt_len = tcp_optlen(skb);
5179                         ip_tcp_len = ip_hdrlen(skb) + sizeof(struct tcphdr);
5180
5181                         iph->check = 0;
5182                         iph->tot_len = htons(mss + ip_tcp_len + tcp_opt_len);
5183                         mss |= (ip_tcp_len + tcp_opt_len) << 9;
5184                 }
5185
5186                 base_flags |= (TXD_FLAG_CPU_PRE_DMA |
5187                                TXD_FLAG_CPU_POST_DMA);
5188
5189                 tcp_hdr(skb)->check = 0;
5190
5191         }
5192         else if (skb->ip_summed == CHECKSUM_PARTIAL)
5193                 base_flags |= TXD_FLAG_TCPUDP_CSUM;
5194 #if TG3_VLAN_TAG_USED
5195         if (tp->vlgrp != NULL && vlan_tx_tag_present(skb))
5196                 base_flags |= (TXD_FLAG_VLAN |
5197                                (vlan_tx_tag_get(skb) << 16));
5198 #endif
5199
5200         if (skb_dma_map(&tp->pdev->dev, skb, DMA_TO_DEVICE)) {
5201                 dev_kfree_skb(skb);
5202                 goto out_unlock;
5203         }
5204
5205         sp = skb_shinfo(skb);
5206
5207         mapping = sp->dma_head;
5208
5209         tp->tx_buffers[entry].skb = skb;
5210
5211         tg3_set_txd(tp, entry, mapping, len, base_flags,
5212                     (skb_shinfo(skb)->nr_frags == 0) | (mss << 1));
5213
5214         entry = NEXT_TX(entry);
5215
5216         /* Now loop through additional data fragments, and queue them. */
5217         if (skb_shinfo(skb)->nr_frags > 0) {
5218                 unsigned int i, last;
5219
5220                 last = skb_shinfo(skb)->nr_frags - 1;
5221                 for (i = 0; i <= last; i++) {
5222                         skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
5223
5224                         len = frag->size;
5225                         mapping = sp->dma_maps[i];
5226                         tp->tx_buffers[entry].skb = NULL;
5227
5228                         tg3_set_txd(tp, entry, mapping, len,
5229                                     base_flags, (i == last) | (mss << 1));
5230
5231                         entry = NEXT_TX(entry);
5232                 }
5233         }
5234
5235         /* Packets are ready, update Tx producer idx local and on card. */
5236         tw32_tx_mbox((MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW), entry);
5237
5238         tp->tx_prod = entry;
5239         if (unlikely(tg3_tx_avail(tp) <= (MAX_SKB_FRAGS + 1))) {
5240                 netif_stop_queue(dev);
5241                 if (tg3_tx_avail(tp) > TG3_TX_WAKEUP_THRESH(tp))
5242                         netif_wake_queue(tp->dev);
5243         }
5244
5245 out_unlock:
5246         mmiowb();
5247
5248         return NETDEV_TX_OK;
5249 }
5250
5251 static int tg3_start_xmit_dma_bug(struct sk_buff *, struct net_device *);
5252
5253 /* Use GSO to workaround a rare TSO bug that may be triggered when the
5254  * TSO header is greater than 80 bytes.
5255  */
5256 static int tg3_tso_bug(struct tg3 *tp, struct sk_buff *skb)
5257 {
5258         struct sk_buff *segs, *nskb;
5259
5260         /* Estimate the number of fragments in the worst case */
5261         if (unlikely(tg3_tx_avail(tp) <= (skb_shinfo(skb)->gso_segs * 3))) {
5262                 netif_stop_queue(tp->dev);
5263                 if (tg3_tx_avail(tp) <= (skb_shinfo(skb)->gso_segs * 3))
5264                         return NETDEV_TX_BUSY;
5265
5266                 netif_wake_queue(tp->dev);
5267         }
5268
5269         segs = skb_gso_segment(skb, tp->dev->features & ~NETIF_F_TSO);
5270         if (IS_ERR(segs))
5271                 goto tg3_tso_bug_end;
5272
5273         do {
5274                 nskb = segs;
5275                 segs = segs->next;
5276                 nskb->next = NULL;
5277                 tg3_start_xmit_dma_bug(nskb, tp->dev);
5278         } while (segs);
5279
5280 tg3_tso_bug_end:
5281         dev_kfree_skb(skb);
5282
5283         return NETDEV_TX_OK;
5284 }
5285
5286 /* hard_start_xmit for devices that have the 4G bug and/or 40-bit bug and
5287  * support TG3_FLG2_HW_TSO_1 or firmware TSO only.
5288  */
5289 static int tg3_start_xmit_dma_bug(struct sk_buff *skb, struct net_device *dev)
5290 {
5291         struct tg3 *tp = netdev_priv(dev);
5292         u32 len, entry, base_flags, mss;
5293         struct skb_shared_info *sp;
5294         int would_hit_hwbug;
5295         dma_addr_t mapping;
5296
5297         len = skb_headlen(skb);
5298
5299         /* We are running in BH disabled context with netif_tx_lock
5300          * and TX reclaim runs via tp->napi.poll inside of a software
5301          * interrupt.  Furthermore, IRQ processing runs lockless so we have
5302          * no IRQ context deadlocks to worry about either.  Rejoice!
5303          */
5304         if (unlikely(tg3_tx_avail(tp) <= (skb_shinfo(skb)->nr_frags + 1))) {
5305                 if (!netif_queue_stopped(dev)) {
5306                         netif_stop_queue(dev);
5307
5308                         /* This is a hard error, log it. */
5309                         printk(KERN_ERR PFX "%s: BUG! Tx Ring full when "
5310                                "queue awake!\n", dev->name);
5311                 }
5312                 return NETDEV_TX_BUSY;
5313         }
5314
5315         entry = tp->tx_prod;
5316         base_flags = 0;
5317         if (skb->ip_summed == CHECKSUM_PARTIAL)
5318                 base_flags |= TXD_FLAG_TCPUDP_CSUM;
5319         mss = 0;
5320         if ((mss = skb_shinfo(skb)->gso_size) != 0) {
5321                 struct iphdr *iph;
5322                 int tcp_opt_len, ip_tcp_len, hdr_len;
5323
5324                 if (skb_header_cloned(skb) &&
5325                     pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
5326                         dev_kfree_skb(skb);
5327                         goto out_unlock;
5328                 }
5329
5330                 tcp_opt_len = tcp_optlen(skb);
5331                 ip_tcp_len = ip_hdrlen(skb) + sizeof(struct tcphdr);
5332
5333                 hdr_len = ip_tcp_len + tcp_opt_len;
5334                 if (unlikely((ETH_HLEN + hdr_len) > 80) &&
5335                              (tp->tg3_flags2 & TG3_FLG2_TSO_BUG))
5336                         return (tg3_tso_bug(tp, skb));
5337
5338                 base_flags |= (TXD_FLAG_CPU_PRE_DMA |
5339                                TXD_FLAG_CPU_POST_DMA);
5340
5341                 iph = ip_hdr(skb);
5342                 iph->check = 0;
5343                 iph->tot_len = htons(mss + hdr_len);
5344                 if (tp->tg3_flags2 & TG3_FLG2_HW_TSO) {
5345                         tcp_hdr(skb)->check = 0;
5346                         base_flags &= ~TXD_FLAG_TCPUDP_CSUM;
5347                 } else
5348                         tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
5349                                                                  iph->daddr, 0,
5350                                                                  IPPROTO_TCP,
5351                                                                  0);
5352
5353                 if ((tp->tg3_flags2 & TG3_FLG2_HW_TSO) ||
5354                     (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705)) {
5355                         if (tcp_opt_len || iph->ihl > 5) {
5356                                 int tsflags;
5357
5358                                 tsflags = (iph->ihl - 5) + (tcp_opt_len >> 2);
5359                                 mss |= (tsflags << 11);
5360                         }
5361                 } else {
5362                         if (tcp_opt_len || iph->ihl > 5) {
5363                                 int tsflags;
5364
5365                                 tsflags = (iph->ihl - 5) + (tcp_opt_len >> 2);
5366                                 base_flags |= tsflags << 12;
5367                         }
5368                 }
5369         }
5370 #if TG3_VLAN_TAG_USED
5371         if (tp->vlgrp != NULL && vlan_tx_tag_present(skb))
5372                 base_flags |= (TXD_FLAG_VLAN |
5373                                (vlan_tx_tag_get(skb) << 16));
5374 #endif
5375
5376         if (skb_dma_map(&tp->pdev->dev, skb, DMA_TO_DEVICE)) {
5377                 dev_kfree_skb(skb);
5378                 goto out_unlock;
5379         }
5380
5381         sp = skb_shinfo(skb);
5382
5383         mapping = sp->dma_head;
5384
5385         tp->tx_buffers[entry].skb = skb;
5386
5387         would_hit_hwbug = 0;
5388
5389         if (tp->tg3_flags3 & TG3_FLG3_5701_DMA_BUG)
5390                 would_hit_hwbug = 1;
5391         else if (tg3_4g_overflow_test(mapping, len))
5392                 would_hit_hwbug = 1;
5393
5394         tg3_set_txd(tp, entry, mapping, len, base_flags,
5395                     (skb_shinfo(skb)->nr_frags == 0) | (mss << 1));
5396
5397         entry = NEXT_TX(entry);
5398
5399         /* Now loop through additional data fragments, and queue them. */
5400         if (skb_shinfo(skb)->nr_frags > 0) {
5401                 unsigned int i, last;
5402
5403                 last = skb_shinfo(skb)->nr_frags - 1;
5404                 for (i = 0; i <= last; i++) {
5405                         skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
5406
5407                         len = frag->size;
5408                         mapping = sp->dma_maps[i];
5409
5410                         tp->tx_buffers[entry].skb = NULL;
5411
5412                         if (tg3_4g_overflow_test(mapping, len))
5413                                 would_hit_hwbug = 1;
5414
5415                         if (tg3_40bit_overflow_test(tp, mapping, len))
5416                                 would_hit_hwbug = 1;
5417
5418                         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
5419                                 tg3_set_txd(tp, entry, mapping, len,
5420                                             base_flags, (i == last)|(mss << 1));
5421                         else
5422                                 tg3_set_txd(tp, entry, mapping, len,
5423                                             base_flags, (i == last));
5424
5425                         entry = NEXT_TX(entry);
5426                 }
5427         }
5428
5429         if (would_hit_hwbug) {
5430                 u32 last_plus_one = entry;
5431                 u32 start;
5432
5433                 start = entry - 1 - skb_shinfo(skb)->nr_frags;
5434                 start &= (TG3_TX_RING_SIZE - 1);
5435
5436                 /* If the workaround fails due to memory/mapping
5437                  * failure, silently drop this packet.
5438                  */
5439                 if (tigon3_dma_hwbug_workaround(tp, skb, last_plus_one,
5440                                                 &start, base_flags, mss))
5441                         goto out_unlock;
5442
5443                 entry = start;
5444         }
5445
5446         /* Packets are ready, update Tx producer idx local and on card. */
5447         tw32_tx_mbox((MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW), entry);
5448
5449         tp->tx_prod = entry;
5450         if (unlikely(tg3_tx_avail(tp) <= (MAX_SKB_FRAGS + 1))) {
5451                 netif_stop_queue(dev);
5452                 if (tg3_tx_avail(tp) > TG3_TX_WAKEUP_THRESH(tp))
5453                         netif_wake_queue(tp->dev);
5454         }
5455
5456 out_unlock:
5457         mmiowb();
5458
5459         return NETDEV_TX_OK;
5460 }
5461
5462 static inline void tg3_set_mtu(struct net_device *dev, struct tg3 *tp,
5463                                int new_mtu)
5464 {
5465         dev->mtu = new_mtu;
5466
5467         if (new_mtu > ETH_DATA_LEN) {
5468                 if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS) {
5469                         tp->tg3_flags2 &= ~TG3_FLG2_TSO_CAPABLE;
5470                         ethtool_op_set_tso(dev, 0);
5471                 }
5472                 else
5473                         tp->tg3_flags |= TG3_FLAG_JUMBO_RING_ENABLE;
5474         } else {
5475                 if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)
5476                         tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
5477                 tp->tg3_flags &= ~TG3_FLAG_JUMBO_RING_ENABLE;
5478         }
5479 }
5480
5481 static int tg3_change_mtu(struct net_device *dev, int new_mtu)
5482 {
5483         struct tg3 *tp = netdev_priv(dev);
5484         int err;
5485
5486         if (new_mtu < TG3_MIN_MTU || new_mtu > TG3_MAX_MTU(tp))
5487                 return -EINVAL;
5488
5489         if (!netif_running(dev)) {
5490                 /* We'll just catch it later when the
5491                  * device is up'd.
5492                  */
5493                 tg3_set_mtu(dev, tp, new_mtu);
5494                 return 0;
5495         }
5496
5497         tg3_phy_stop(tp);
5498
5499         tg3_netif_stop(tp);
5500
5501         tg3_full_lock(tp, 1);
5502
5503         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
5504
5505         tg3_set_mtu(dev, tp, new_mtu);
5506
5507         err = tg3_restart_hw(tp, 0);
5508
5509         if (!err)
5510                 tg3_netif_start(tp);
5511
5512         tg3_full_unlock(tp);
5513
5514         if (!err)
5515                 tg3_phy_start(tp);
5516
5517         return err;
5518 }
5519
5520 static void tg3_rx_prodring_free(struct tg3 *tp)
5521 {
5522         struct ring_info *rxp;
5523         int i;
5524
5525         for (i = 0; i < TG3_RX_RING_SIZE; i++) {
5526                 rxp = &tp->rx_std_buffers[i];
5527
5528                 if (rxp->skb == NULL)
5529                         continue;
5530
5531                 pci_unmap_single(tp->pdev,
5532                                  pci_unmap_addr(rxp, mapping),
5533                                  tp->rx_pkt_map_sz,
5534                                  PCI_DMA_FROMDEVICE);
5535                 dev_kfree_skb_any(rxp->skb);
5536                 rxp->skb = NULL;
5537         }
5538
5539         if (tp->tg3_flags & TG3_FLAG_JUMBO_CAPABLE) {
5540                 for (i = 0; i < TG3_RX_JUMBO_RING_SIZE; i++) {
5541                         rxp = &tp->rx_jumbo_buffers[i];
5542
5543                         if (rxp->skb == NULL)
5544                                 continue;
5545
5546                         pci_unmap_single(tp->pdev,
5547                                          pci_unmap_addr(rxp, mapping),
5548                                          TG3_RX_JMB_MAP_SZ,
5549                                          PCI_DMA_FROMDEVICE);
5550                         dev_kfree_skb_any(rxp->skb);
5551                         rxp->skb = NULL;
5552                 }
5553         }
5554 }
5555
5556 /* Initialize tx/rx rings for packet processing.
5557  *
5558  * The chip has been shut down and the driver detached from
5559  * the networking, so no interrupts or new tx packets will
5560  * end up in the driver.  tp->{tx,}lock are held and thus
5561  * we may not sleep.
5562  */
5563 static int tg3_rx_prodring_alloc(struct tg3 *tp)
5564 {
5565         u32 i, rx_pkt_dma_sz;
5566
5567         /* Zero out all descriptors. */
5568         memset(tp->rx_std, 0, TG3_RX_RING_BYTES);
5569
5570         rx_pkt_dma_sz = TG3_RX_STD_DMA_SZ;
5571         if ((tp->tg3_flags2 & TG3_FLG2_5780_CLASS) &&
5572             tp->dev->mtu > ETH_DATA_LEN)
5573                 rx_pkt_dma_sz = TG3_RX_JMB_DMA_SZ;
5574         tp->rx_pkt_map_sz = TG3_RX_DMA_TO_MAP_SZ(rx_pkt_dma_sz);
5575
5576         /* Initialize invariants of the rings, we only set this
5577          * stuff once.  This works because the card does not
5578          * write into the rx buffer posting rings.
5579          */
5580         for (i = 0; i < TG3_RX_RING_SIZE; i++) {
5581                 struct tg3_rx_buffer_desc *rxd;
5582
5583                 rxd = &tp->rx_std[i];
5584                 rxd->idx_len = rx_pkt_dma_sz << RXD_LEN_SHIFT;
5585                 rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT);
5586                 rxd->opaque = (RXD_OPAQUE_RING_STD |
5587                                (i << RXD_OPAQUE_INDEX_SHIFT));
5588         }
5589
5590         /* Now allocate fresh SKBs for each rx ring. */
5591         for (i = 0; i < tp->rx_pending; i++) {
5592                 if (tg3_alloc_rx_skb(tp, RXD_OPAQUE_RING_STD, -1, i) < 0) {
5593                         printk(KERN_WARNING PFX
5594                                "%s: Using a smaller RX standard ring, "
5595                                "only %d out of %d buffers were allocated "
5596                                "successfully.\n",
5597                                tp->dev->name, i, tp->rx_pending);
5598                         if (i == 0)
5599                                 goto initfail;
5600                         tp->rx_pending = i;
5601                         break;
5602                 }
5603         }
5604
5605         if (!(tp->tg3_flags & TG3_FLAG_JUMBO_CAPABLE))
5606                 goto done;
5607
5608         memset(tp->rx_jumbo, 0, TG3_RX_JUMBO_RING_BYTES);
5609
5610         if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) {
5611                 for (i = 0; i < TG3_RX_JUMBO_RING_SIZE; i++) {
5612                         struct tg3_rx_buffer_desc *rxd;
5613
5614                         rxd = &tp->rx_jumbo[i];
5615                         rxd->idx_len = TG3_RX_JMB_DMA_SZ << RXD_LEN_SHIFT;
5616                         rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT) |
5617                                 RXD_FLAG_JUMBO;
5618                         rxd->opaque = (RXD_OPAQUE_RING_JUMBO |
5619                                (i << RXD_OPAQUE_INDEX_SHIFT));
5620                 }
5621
5622                 for (i = 0; i < tp->rx_jumbo_pending; i++) {
5623                         if (tg3_alloc_rx_skb(tp, RXD_OPAQUE_RING_JUMBO,
5624                                              -1, i) < 0) {
5625                                 printk(KERN_WARNING PFX
5626                                        "%s: Using a smaller RX jumbo ring, "
5627                                        "only %d out of %d buffers were "
5628                                        "allocated successfully.\n",
5629                                        tp->dev->name, i, tp->rx_jumbo_pending);
5630                                 if (i == 0)
5631                                         goto initfail;
5632                                 tp->rx_jumbo_pending = i;
5633                                 break;
5634                         }
5635                 }
5636         }
5637
5638 done:
5639         return 0;
5640
5641 initfail:
5642         tg3_rx_prodring_free(tp);
5643         return -ENOMEM;
5644 }
5645
5646 static void tg3_rx_prodring_fini(struct tg3 *tp)
5647 {
5648         kfree(tp->rx_std_buffers);
5649         tp->rx_std_buffers = NULL;
5650         kfree(tp->rx_jumbo_buffers);
5651         tp->rx_jumbo_buffers = NULL;
5652         if (tp->rx_std) {
5653                 pci_free_consistent(tp->pdev, TG3_RX_RING_BYTES,
5654                                     tp->rx_std, tp->rx_std_mapping);
5655                 tp->rx_std = NULL;
5656         }
5657         if (tp->rx_jumbo) {
5658                 pci_free_consistent(tp->pdev, TG3_RX_JUMBO_RING_BYTES,
5659                                     tp->rx_jumbo, tp->rx_jumbo_mapping);
5660                 tp->rx_jumbo = NULL;
5661         }
5662 }
5663
5664 static int tg3_rx_prodring_init(struct tg3 *tp)
5665 {
5666         tp->rx_std_buffers = kzalloc(sizeof(struct ring_info) *
5667                                      TG3_RX_RING_SIZE, GFP_KERNEL);
5668         if (!tp->rx_std_buffers)
5669                 return -ENOMEM;
5670
5671         tp->rx_std = pci_alloc_consistent(tp->pdev, TG3_RX_RING_BYTES,
5672                                           &tp->rx_std_mapping);
5673         if (!tp->rx_std)
5674                 goto err_out;
5675
5676         if (tp->tg3_flags & TG3_FLAG_JUMBO_CAPABLE) {
5677                 tp->rx_jumbo_buffers = kzalloc(sizeof(struct ring_info) *
5678                                                TG3_RX_JUMBO_RING_SIZE,
5679                                                GFP_KERNEL);
5680                 if (!tp->rx_jumbo_buffers)
5681                         goto err_out;
5682
5683                 tp->rx_jumbo = pci_alloc_consistent(tp->pdev,
5684                                                     TG3_RX_JUMBO_RING_BYTES,
5685                                                     &tp->rx_jumbo_mapping);
5686                 if (!tp->rx_jumbo)
5687                         goto err_out;
5688         }
5689
5690         return 0;
5691
5692 err_out:
5693         tg3_rx_prodring_fini(tp);
5694         return -ENOMEM;
5695 }
5696
5697 /* Free up pending packets in all rx/tx rings.
5698  *
5699  * The chip has been shut down and the driver detached from
5700  * the networking, so no interrupts or new tx packets will
5701  * end up in the driver.  tp->{tx,}lock is not held and we are not
5702  * in an interrupt context and thus may sleep.
5703  */
5704 static void tg3_free_rings(struct tg3 *tp)
5705 {
5706         int i;
5707
5708         for (i = 0; i < TG3_TX_RING_SIZE; ) {
5709                 struct tx_ring_info *txp;
5710                 struct sk_buff *skb;
5711
5712                 txp = &tp->tx_buffers[i];
5713                 skb = txp->skb;
5714
5715                 if (skb == NULL) {
5716                         i++;
5717                         continue;
5718                 }
5719
5720                 skb_dma_unmap(&tp->pdev->dev, skb, DMA_TO_DEVICE);
5721
5722                 txp->skb = NULL;
5723
5724                 i += skb_shinfo(skb)->nr_frags + 1;
5725
5726                 dev_kfree_skb_any(skb);
5727         }
5728
5729         tg3_rx_prodring_free(tp);
5730 }
5731
5732 /* Initialize tx/rx rings for packet processing.
5733  *
5734  * The chip has been shut down and the driver detached from
5735  * the networking, so no interrupts or new tx packets will
5736  * end up in the driver.  tp->{tx,}lock are held and thus
5737  * we may not sleep.
5738  */
5739 static int tg3_init_rings(struct tg3 *tp)
5740 {
5741         /* Free up all the SKBs. */
5742         tg3_free_rings(tp);
5743
5744         /* Zero out all descriptors. */
5745         memset(tp->rx_rcb, 0, TG3_RX_RCB_RING_BYTES(tp));
5746         memset(tp->tx_ring, 0, TG3_TX_RING_BYTES);
5747
5748         return tg3_rx_prodring_alloc(tp);
5749 }
5750
5751 /*
5752  * Must not be invoked with interrupt sources disabled and
5753  * the hardware shutdown down.
5754  */
5755 static void tg3_free_consistent(struct tg3 *tp)
5756 {
5757         kfree(tp->tx_buffers);
5758         tp->tx_buffers = NULL;
5759         if (tp->rx_rcb) {
5760                 pci_free_consistent(tp->pdev, TG3_RX_RCB_RING_BYTES(tp),
5761                                     tp->rx_rcb, tp->rx_rcb_mapping);
5762                 tp->rx_rcb = NULL;
5763         }
5764         if (tp->tx_ring) {
5765                 pci_free_consistent(tp->pdev, TG3_TX_RING_BYTES,
5766                         tp->tx_ring, tp->tx_desc_mapping);
5767                 tp->tx_ring = NULL;
5768         }
5769         if (tp->hw_status) {
5770                 pci_free_consistent(tp->pdev, TG3_HW_STATUS_SIZE,
5771                                     tp->hw_status, tp->status_mapping);
5772                 tp->hw_status = NULL;
5773         }
5774         if (tp->hw_stats) {
5775                 pci_free_consistent(tp->pdev, sizeof(struct tg3_hw_stats),
5776                                     tp->hw_stats, tp->stats_mapping);
5777                 tp->hw_stats = NULL;
5778         }
5779         tg3_rx_prodring_fini(tp);
5780 }
5781
5782 /*
5783  * Must not be invoked with interrupt sources disabled and
5784  * the hardware shutdown down.  Can sleep.
5785  */
5786 static int tg3_alloc_consistent(struct tg3 *tp)
5787 {
5788         if (tg3_rx_prodring_init(tp))
5789                 return -ENOMEM;
5790
5791         tp->tx_buffers = kzalloc(sizeof(struct tx_ring_info) *
5792                                  TG3_TX_RING_SIZE, GFP_KERNEL);
5793         if (!tp->tx_buffers)
5794                 goto err_out;
5795
5796         tp->rx_rcb = pci_alloc_consistent(tp->pdev, TG3_RX_RCB_RING_BYTES(tp),
5797                                           &tp->rx_rcb_mapping);
5798         if (!tp->rx_rcb)
5799                 goto err_out;
5800
5801         tp->tx_ring = pci_alloc_consistent(tp->pdev, TG3_TX_RING_BYTES,
5802                                            &tp->tx_desc_mapping);
5803         if (!tp->tx_ring)
5804                 goto err_out;
5805
5806         tp->hw_status = pci_alloc_consistent(tp->pdev,
5807                                              TG3_HW_STATUS_SIZE,
5808                                              &tp->status_mapping);
5809         if (!tp->hw_status)
5810                 goto err_out;
5811
5812         tp->hw_stats = pci_alloc_consistent(tp->pdev,
5813                                             sizeof(struct tg3_hw_stats),
5814                                             &tp->stats_mapping);
5815         if (!tp->hw_stats)
5816                 goto err_out;
5817
5818         memset(tp->hw_status, 0, TG3_HW_STATUS_SIZE);
5819         memset(tp->hw_stats, 0, sizeof(struct tg3_hw_stats));
5820
5821         return 0;
5822
5823 err_out:
5824         tg3_free_consistent(tp);
5825         return -ENOMEM;
5826 }
5827
5828 #define MAX_WAIT_CNT 1000
5829
5830 /* To stop a block, clear the enable bit and poll till it
5831  * clears.  tp->lock is held.
5832  */
5833 static int tg3_stop_block(struct tg3 *tp, unsigned long ofs, u32 enable_bit, int silent)
5834 {
5835         unsigned int i;
5836         u32 val;
5837
5838         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
5839                 switch (ofs) {
5840                 case RCVLSC_MODE:
5841                 case DMAC_MODE:
5842                 case MBFREE_MODE:
5843                 case BUFMGR_MODE:
5844                 case MEMARB_MODE:
5845                         /* We can't enable/disable these bits of the
5846                          * 5705/5750, just say success.
5847                          */
5848                         return 0;
5849
5850                 default:
5851                         break;
5852                 }
5853         }
5854
5855         val = tr32(ofs);
5856         val &= ~enable_bit;
5857         tw32_f(ofs, val);
5858
5859         for (i = 0; i < MAX_WAIT_CNT; i++) {
5860                 udelay(100);
5861                 val = tr32(ofs);
5862                 if ((val & enable_bit) == 0)
5863                         break;
5864         }
5865
5866         if (i == MAX_WAIT_CNT && !silent) {
5867                 printk(KERN_ERR PFX "tg3_stop_block timed out, "
5868                        "ofs=%lx enable_bit=%x\n",
5869                        ofs, enable_bit);
5870                 return -ENODEV;
5871         }
5872
5873         return 0;
5874 }
5875
5876 /* tp->lock is held. */
5877 static int tg3_abort_hw(struct tg3 *tp, int silent)
5878 {
5879         int i, err;
5880
5881         tg3_disable_ints(tp);
5882
5883         tp->rx_mode &= ~RX_MODE_ENABLE;
5884         tw32_f(MAC_RX_MODE, tp->rx_mode);
5885         udelay(10);
5886
5887         err  = tg3_stop_block(tp, RCVBDI_MODE, RCVBDI_MODE_ENABLE, silent);
5888         err |= tg3_stop_block(tp, RCVLPC_MODE, RCVLPC_MODE_ENABLE, silent);
5889         err |= tg3_stop_block(tp, RCVLSC_MODE, RCVLSC_MODE_ENABLE, silent);
5890         err |= tg3_stop_block(tp, RCVDBDI_MODE, RCVDBDI_MODE_ENABLE, silent);
5891         err |= tg3_stop_block(tp, RCVDCC_MODE, RCVDCC_MODE_ENABLE, silent);
5892         err |= tg3_stop_block(tp, RCVCC_MODE, RCVCC_MODE_ENABLE, silent);
5893
5894         err |= tg3_stop_block(tp, SNDBDS_MODE, SNDBDS_MODE_ENABLE, silent);
5895         err |= tg3_stop_block(tp, SNDBDI_MODE, SNDBDI_MODE_ENABLE, silent);
5896         err |= tg3_stop_block(tp, SNDDATAI_MODE, SNDDATAI_MODE_ENABLE, silent);
5897         err |= tg3_stop_block(tp, RDMAC_MODE, RDMAC_MODE_ENABLE, silent);
5898         err |= tg3_stop_block(tp, SNDDATAC_MODE, SNDDATAC_MODE_ENABLE, silent);
5899         err |= tg3_stop_block(tp, DMAC_MODE, DMAC_MODE_ENABLE, silent);
5900         err |= tg3_stop_block(tp, SNDBDC_MODE, SNDBDC_MODE_ENABLE, silent);
5901
5902         tp->mac_mode &= ~MAC_MODE_TDE_ENABLE;
5903         tw32_f(MAC_MODE, tp->mac_mode);
5904         udelay(40);
5905
5906         tp->tx_mode &= ~TX_MODE_ENABLE;
5907         tw32_f(MAC_TX_MODE, tp->tx_mode);
5908
5909         for (i = 0; i < MAX_WAIT_CNT; i++) {
5910                 udelay(100);
5911                 if (!(tr32(MAC_TX_MODE) & TX_MODE_ENABLE))
5912                         break;
5913         }
5914         if (i >= MAX_WAIT_CNT) {
5915                 printk(KERN_ERR PFX "tg3_abort_hw timed out for %s, "
5916                        "TX_MODE_ENABLE will not clear MAC_TX_MODE=%08x\n",
5917                        tp->dev->name, tr32(MAC_TX_MODE));
5918                 err |= -ENODEV;
5919         }
5920
5921         err |= tg3_stop_block(tp, HOSTCC_MODE, HOSTCC_MODE_ENABLE, silent);
5922         err |= tg3_stop_block(tp, WDMAC_MODE, WDMAC_MODE_ENABLE, silent);
5923         err |= tg3_stop_block(tp, MBFREE_MODE, MBFREE_MODE_ENABLE, silent);
5924
5925         tw32(FTQ_RESET, 0xffffffff);
5926         tw32(FTQ_RESET, 0x00000000);
5927
5928         err |= tg3_stop_block(tp, BUFMGR_MODE, BUFMGR_MODE_ENABLE, silent);
5929         err |= tg3_stop_block(tp, MEMARB_MODE, MEMARB_MODE_ENABLE, silent);
5930
5931         if (tp->hw_status)
5932                 memset(tp->hw_status, 0, TG3_HW_STATUS_SIZE);
5933         if (tp->hw_stats)
5934                 memset(tp->hw_stats, 0, sizeof(struct tg3_hw_stats));
5935
5936         return err;
5937 }
5938
5939 static void tg3_ape_send_event(struct tg3 *tp, u32 event)
5940 {
5941         int i;
5942         u32 apedata;
5943
5944         apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
5945         if (apedata != APE_SEG_SIG_MAGIC)
5946                 return;
5947
5948         apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
5949         if (!(apedata & APE_FW_STATUS_READY))
5950                 return;
5951
5952         /* Wait for up to 1 millisecond for APE to service previous event. */
5953         for (i = 0; i < 10; i++) {
5954                 if (tg3_ape_lock(tp, TG3_APE_LOCK_MEM))
5955                         return;
5956
5957                 apedata = tg3_ape_read32(tp, TG3_APE_EVENT_STATUS);
5958
5959                 if (!(apedata & APE_EVENT_STATUS_EVENT_PENDING))
5960                         tg3_ape_write32(tp, TG3_APE_EVENT_STATUS,
5961                                         event | APE_EVENT_STATUS_EVENT_PENDING);
5962
5963                 tg3_ape_unlock(tp, TG3_APE_LOCK_MEM);
5964
5965                 if (!(apedata & APE_EVENT_STATUS_EVENT_PENDING))
5966                         break;
5967
5968                 udelay(100);
5969         }
5970
5971         if (!(apedata & APE_EVENT_STATUS_EVENT_PENDING))
5972                 tg3_ape_write32(tp, TG3_APE_EVENT, APE_EVENT_1);
5973 }
5974
5975 static void tg3_ape_driver_state_change(struct tg3 *tp, int kind)
5976 {
5977         u32 event;
5978         u32 apedata;
5979
5980         if (!(tp->tg3_flags3 & TG3_FLG3_ENABLE_APE))
5981                 return;
5982
5983         switch (kind) {
5984                 case RESET_KIND_INIT:
5985                         tg3_ape_write32(tp, TG3_APE_HOST_SEG_SIG,
5986                                         APE_HOST_SEG_SIG_MAGIC);
5987                         tg3_ape_write32(tp, TG3_APE_HOST_SEG_LEN,
5988                                         APE_HOST_SEG_LEN_MAGIC);
5989                         apedata = tg3_ape_read32(tp, TG3_APE_HOST_INIT_COUNT);
5990                         tg3_ape_write32(tp, TG3_APE_HOST_INIT_COUNT, ++apedata);
5991                         tg3_ape_write32(tp, TG3_APE_HOST_DRIVER_ID,
5992                                         APE_HOST_DRIVER_ID_MAGIC);
5993                         tg3_ape_write32(tp, TG3_APE_HOST_BEHAVIOR,
5994                                         APE_HOST_BEHAV_NO_PHYLOCK);
5995
5996                         event = APE_EVENT_STATUS_STATE_START;
5997                         break;
5998                 case RESET_KIND_SHUTDOWN:
5999                         /* With the interface we are currently using,
6000                          * APE does not track driver state.  Wiping
6001                          * out the HOST SEGMENT SIGNATURE forces
6002                          * the APE to assume OS absent status.
6003                          */
6004                         tg3_ape_write32(tp, TG3_APE_HOST_SEG_SIG, 0x0);
6005
6006                         event = APE_EVENT_STATUS_STATE_UNLOAD;
6007                         break;
6008                 case RESET_KIND_SUSPEND:
6009                         event = APE_EVENT_STATUS_STATE_SUSPEND;
6010                         break;
6011                 default:
6012                         return;
6013         }
6014
6015         event |= APE_EVENT_STATUS_DRIVER_EVNT | APE_EVENT_STATUS_STATE_CHNGE;
6016
6017         tg3_ape_send_event(tp, event);
6018 }
6019
6020 /* tp->lock is held. */
6021 static void tg3_write_sig_pre_reset(struct tg3 *tp, int kind)
6022 {
6023         tg3_write_mem(tp, NIC_SRAM_FIRMWARE_MBOX,
6024                       NIC_SRAM_FIRMWARE_MBOX_MAGIC1);
6025
6026         if (tp->tg3_flags2 & TG3_FLG2_ASF_NEW_HANDSHAKE) {
6027                 switch (kind) {
6028                 case RESET_KIND_INIT:
6029                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
6030                                       DRV_STATE_START);
6031                         break;
6032
6033                 case RESET_KIND_SHUTDOWN:
6034                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
6035                                       DRV_STATE_UNLOAD);
6036                         break;
6037
6038                 case RESET_KIND_SUSPEND:
6039                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
6040                                       DRV_STATE_SUSPEND);
6041                         break;
6042
6043                 default:
6044                         break;
6045                 }
6046         }
6047
6048         if (kind == RESET_KIND_INIT ||
6049             kind == RESET_KIND_SUSPEND)
6050                 tg3_ape_driver_state_change(tp, kind);
6051 }
6052
6053 /* tp->lock is held. */
6054 static void tg3_write_sig_post_reset(struct tg3 *tp, int kind)
6055 {
6056         if (tp->tg3_flags2 & TG3_FLG2_ASF_NEW_HANDSHAKE) {
6057                 switch (kind) {
6058                 case RESET_KIND_INIT:
6059                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
6060                                       DRV_STATE_START_DONE);
6061                         break;
6062
6063                 case RESET_KIND_SHUTDOWN:
6064                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
6065                                       DRV_STATE_UNLOAD_DONE);
6066                         break;
6067
6068                 default:
6069                         break;
6070                 }
6071         }
6072
6073         if (kind == RESET_KIND_SHUTDOWN)
6074                 tg3_ape_driver_state_change(tp, kind);
6075 }
6076
6077 /* tp->lock is held. */
6078 static void tg3_write_sig_legacy(struct tg3 *tp, int kind)
6079 {
6080         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
6081                 switch (kind) {
6082                 case RESET_KIND_INIT:
6083                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
6084                                       DRV_STATE_START);
6085                         break;
6086
6087                 case RESET_KIND_SHUTDOWN:
6088                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
6089                                       DRV_STATE_UNLOAD);
6090                         break;
6091
6092                 case RESET_KIND_SUSPEND:
6093                         tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
6094                                       DRV_STATE_SUSPEND);
6095                         break;
6096
6097                 default:
6098                         break;
6099                 }
6100         }
6101 }
6102
6103 static int tg3_poll_fw(struct tg3 *tp)
6104 {
6105         int i;
6106         u32 val;
6107
6108         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
6109                 /* Wait up to 20ms for init done. */
6110                 for (i = 0; i < 200; i++) {
6111                         if (tr32(VCPU_STATUS) & VCPU_STATUS_INIT_DONE)
6112                                 return 0;
6113                         udelay(100);
6114                 }
6115                 return -ENODEV;
6116         }
6117
6118         /* Wait for firmware initialization to complete. */
6119         for (i = 0; i < 100000; i++) {
6120                 tg3_read_mem(tp, NIC_SRAM_FIRMWARE_MBOX, &val);
6121                 if (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
6122                         break;
6123                 udelay(10);
6124         }
6125
6126         /* Chip might not be fitted with firmware.  Some Sun onboard
6127          * parts are configured like that.  So don't signal the timeout
6128          * of the above loop as an error, but do report the lack of
6129          * running firmware once.
6130          */
6131         if (i >= 100000 &&
6132             !(tp->tg3_flags2 & TG3_FLG2_NO_FWARE_REPORTED)) {
6133                 tp->tg3_flags2 |= TG3_FLG2_NO_FWARE_REPORTED;
6134
6135                 printk(KERN_INFO PFX "%s: No firmware running.\n",
6136                        tp->dev->name);
6137         }
6138
6139         return 0;
6140 }
6141
6142 /* Save PCI command register before chip reset */
6143 static void tg3_save_pci_state(struct tg3 *tp)
6144 {
6145         pci_read_config_word(tp->pdev, PCI_COMMAND, &tp->pci_cmd);
6146 }
6147
6148 /* Restore PCI state after chip reset */
6149 static void tg3_restore_pci_state(struct tg3 *tp)
6150 {
6151         u32 val;
6152
6153         /* Re-enable indirect register accesses. */
6154         pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
6155                                tp->misc_host_ctrl);
6156
6157         /* Set MAX PCI retry to zero. */
6158         val = (PCISTATE_ROM_ENABLE | PCISTATE_ROM_RETRY_ENABLE);
6159         if (tp->pci_chip_rev_id == CHIPREV_ID_5704_A0 &&
6160             (tp->tg3_flags & TG3_FLAG_PCIX_MODE))
6161                 val |= PCISTATE_RETRY_SAME_DMA;
6162         /* Allow reads and writes to the APE register and memory space. */
6163         if (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE)
6164                 val |= PCISTATE_ALLOW_APE_CTLSPC_WR |
6165                        PCISTATE_ALLOW_APE_SHMEM_WR;
6166         pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, val);
6167
6168         pci_write_config_word(tp->pdev, PCI_COMMAND, tp->pci_cmd);
6169
6170         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5785) {
6171                 if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)
6172                         pcie_set_readrq(tp->pdev, 4096);
6173                 else {
6174                         pci_write_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE,
6175                                               tp->pci_cacheline_sz);
6176                         pci_write_config_byte(tp->pdev, PCI_LATENCY_TIMER,
6177                                               tp->pci_lat_timer);
6178                 }
6179         }
6180
6181         /* Make sure PCI-X relaxed ordering bit is clear. */
6182         if (tp->tg3_flags & TG3_FLAG_PCIX_MODE) {
6183                 u16 pcix_cmd;
6184
6185                 pci_read_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
6186                                      &pcix_cmd);
6187                 pcix_cmd &= ~PCI_X_CMD_ERO;
6188                 pci_write_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
6189                                       pcix_cmd);
6190         }
6191
6192         if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS) {
6193
6194                 /* Chip reset on 5780 will reset MSI enable bit,
6195                  * so need to restore it.
6196                  */
6197                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
6198                         u16 ctrl;
6199
6200                         pci_read_config_word(tp->pdev,
6201                                              tp->msi_cap + PCI_MSI_FLAGS,
6202                                              &ctrl);
6203                         pci_write_config_word(tp->pdev,
6204                                               tp->msi_cap + PCI_MSI_FLAGS,
6205                                               ctrl | PCI_MSI_FLAGS_ENABLE);
6206                         val = tr32(MSGINT_MODE);
6207                         tw32(MSGINT_MODE, val | MSGINT_MODE_ENABLE);
6208                 }
6209         }
6210 }
6211
6212 static void tg3_stop_fw(struct tg3 *);
6213
6214 /* tp->lock is held. */
6215 static int tg3_chip_reset(struct tg3 *tp)
6216 {
6217         u32 val;
6218         void (*write_op)(struct tg3 *, u32, u32);
6219         int err;
6220
6221         tg3_nvram_lock(tp);
6222
6223         tg3_mdio_stop(tp);
6224
6225         tg3_ape_lock(tp, TG3_APE_LOCK_GRC);
6226
6227         /* No matching tg3_nvram_unlock() after this because
6228          * chip reset below will undo the nvram lock.
6229          */
6230         tp->nvram_lock_cnt = 0;
6231
6232         /* GRC_MISC_CFG core clock reset will clear the memory
6233          * enable bit in PCI register 4 and the MSI enable bit
6234          * on some chips, so we save relevant registers here.
6235          */
6236         tg3_save_pci_state(tp);
6237
6238         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752 ||
6239             (tp->tg3_flags3 & TG3_FLG3_5755_PLUS))
6240                 tw32(GRC_FASTBOOT_PC, 0);
6241
6242         /*
6243          * We must avoid the readl() that normally takes place.
6244          * It locks machines, causes machine checks, and other
6245          * fun things.  So, temporarily disable the 5701
6246          * hardware workaround, while we do the reset.
6247          */
6248         write_op = tp->write32;
6249         if (write_op == tg3_write_flush_reg32)
6250                 tp->write32 = tg3_write32;
6251
6252         /* Prevent the irq handler from reading or writing PCI registers
6253          * during chip reset when the memory enable bit in the PCI command
6254          * register may be cleared.  The chip does not generate interrupt
6255          * at this time, but the irq handler may still be called due to irq
6256          * sharing or irqpoll.
6257          */
6258         tp->tg3_flags |= TG3_FLAG_CHIP_RESETTING;
6259         if (tp->hw_status) {
6260                 tp->hw_status->status = 0;
6261                 tp->hw_status->status_tag = 0;
6262         }
6263         tp->last_tag = 0;
6264         tp->last_irq_tag = 0;
6265         smp_mb();
6266         synchronize_irq(tp->pdev->irq);
6267
6268         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780) {
6269                 val = tr32(TG3_PCIE_LNKCTL) & ~TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
6270                 tw32(TG3_PCIE_LNKCTL, val | TG3_PCIE_LNKCTL_L1_PLL_PD_DIS);
6271         }
6272
6273         /* do the reset */
6274         val = GRC_MISC_CFG_CORECLK_RESET;
6275
6276         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
6277                 if (tr32(0x7e2c) == 0x60) {
6278                         tw32(0x7e2c, 0x20);
6279                 }
6280                 if (tp->pci_chip_rev_id != CHIPREV_ID_5750_A0) {
6281                         tw32(GRC_MISC_CFG, (1 << 29));
6282                         val |= (1 << 29);
6283                 }
6284         }
6285
6286         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
6287                 tw32(VCPU_STATUS, tr32(VCPU_STATUS) | VCPU_STATUS_DRV_RESET);
6288                 tw32(GRC_VCPU_EXT_CTRL,
6289                      tr32(GRC_VCPU_EXT_CTRL) & ~GRC_VCPU_EXT_CTRL_HALT_CPU);
6290         }
6291
6292         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
6293                 val |= GRC_MISC_CFG_KEEP_GPHY_POWER;
6294         tw32(GRC_MISC_CFG, val);
6295
6296         /* restore 5701 hardware bug workaround write method */
6297         tp->write32 = write_op;
6298
6299         /* Unfortunately, we have to delay before the PCI read back.
6300          * Some 575X chips even will not respond to a PCI cfg access
6301          * when the reset command is given to the chip.
6302          *
6303          * How do these hardware designers expect things to work
6304          * properly if the PCI write is posted for a long period
6305          * of time?  It is always necessary to have some method by
6306          * which a register read back can occur to push the write
6307          * out which does the reset.
6308          *
6309          * For most tg3 variants the trick below was working.
6310          * Ho hum...
6311          */
6312         udelay(120);
6313
6314         /* Flush PCI posted writes.  The normal MMIO registers
6315          * are inaccessible at this time so this is the only
6316          * way to make this reliably (actually, this is no longer
6317          * the case, see above).  I tried to use indirect
6318          * register read/write but this upset some 5701 variants.
6319          */
6320         pci_read_config_dword(tp->pdev, PCI_COMMAND, &val);
6321
6322         udelay(120);
6323
6324         if ((tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) && tp->pcie_cap) {
6325                 u16 val16;
6326
6327                 if (tp->pci_chip_rev_id == CHIPREV_ID_5750_A0) {
6328                         int i;
6329                         u32 cfg_val;
6330
6331                         /* Wait for link training to complete.  */
6332                         for (i = 0; i < 5000; i++)
6333                                 udelay(100);
6334
6335                         pci_read_config_dword(tp->pdev, 0xc4, &cfg_val);
6336                         pci_write_config_dword(tp->pdev, 0xc4,
6337                                                cfg_val | (1 << 15));
6338                 }
6339
6340                 /* Clear the "no snoop" and "relaxed ordering" bits. */
6341                 pci_read_config_word(tp->pdev,
6342                                      tp->pcie_cap + PCI_EXP_DEVCTL,
6343                                      &val16);
6344                 val16 &= ~(PCI_EXP_DEVCTL_RELAX_EN |
6345                            PCI_EXP_DEVCTL_NOSNOOP_EN);
6346                 /*
6347                  * Older PCIe devices only support the 128 byte
6348                  * MPS setting.  Enforce the restriction.
6349                  */
6350                 if (!(tp->tg3_flags & TG3_FLAG_CPMU_PRESENT) ||
6351                     (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784))
6352                         val16 &= ~PCI_EXP_DEVCTL_PAYLOAD;
6353                 pci_write_config_word(tp->pdev,
6354                                       tp->pcie_cap + PCI_EXP_DEVCTL,
6355                                       val16);
6356
6357                 pcie_set_readrq(tp->pdev, 4096);
6358
6359                 /* Clear error status */
6360                 pci_write_config_word(tp->pdev,
6361                                       tp->pcie_cap + PCI_EXP_DEVSTA,
6362                                       PCI_EXP_DEVSTA_CED |
6363                                       PCI_EXP_DEVSTA_NFED |
6364                                       PCI_EXP_DEVSTA_FED |
6365                                       PCI_EXP_DEVSTA_URD);
6366         }
6367
6368         tg3_restore_pci_state(tp);
6369
6370         tp->tg3_flags &= ~TG3_FLAG_CHIP_RESETTING;
6371
6372         val = 0;
6373         if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)
6374                 val = tr32(MEMARB_MODE);
6375         tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
6376
6377         if (tp->pci_chip_rev_id == CHIPREV_ID_5750_A3) {
6378                 tg3_stop_fw(tp);
6379                 tw32(0x5000, 0x400);
6380         }
6381
6382         tw32(GRC_MODE, tp->grc_mode);
6383
6384         if (tp->pci_chip_rev_id == CHIPREV_ID_5705_A0) {
6385                 val = tr32(0xc4);
6386
6387                 tw32(0xc4, val | (1 << 15));
6388         }
6389
6390         if ((tp->nic_sram_data_cfg & NIC_SRAM_DATA_CFG_MINI_PCI) != 0 &&
6391             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
6392                 tp->pci_clock_ctrl |= CLOCK_CTRL_CLKRUN_OENABLE;
6393                 if (tp->pci_chip_rev_id == CHIPREV_ID_5705_A0)
6394                         tp->pci_clock_ctrl |= CLOCK_CTRL_FORCE_CLKRUN;
6395                 tw32(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
6396         }
6397
6398         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
6399                 tp->mac_mode = MAC_MODE_PORT_MODE_TBI;
6400                 tw32_f(MAC_MODE, tp->mac_mode);
6401         } else if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
6402                 tp->mac_mode = MAC_MODE_PORT_MODE_GMII;
6403                 tw32_f(MAC_MODE, tp->mac_mode);
6404         } else if (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE) {
6405                 tp->mac_mode &= (MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN);
6406                 if (tp->mac_mode & MAC_MODE_APE_TX_EN)
6407                         tp->mac_mode |= MAC_MODE_TDE_ENABLE;
6408                 tw32_f(MAC_MODE, tp->mac_mode);
6409         } else
6410                 tw32_f(MAC_MODE, 0);
6411         udelay(40);
6412
6413         tg3_ape_unlock(tp, TG3_APE_LOCK_GRC);
6414
6415         err = tg3_poll_fw(tp);
6416         if (err)
6417                 return err;
6418
6419         tg3_mdio_start(tp);
6420
6421         if ((tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) &&
6422             tp->pci_chip_rev_id != CHIPREV_ID_5750_A0) {
6423                 val = tr32(0x7c00);
6424
6425                 tw32(0x7c00, val | (1 << 25));
6426         }
6427
6428         /* Reprobe ASF enable state.  */
6429         tp->tg3_flags &= ~TG3_FLAG_ENABLE_ASF;
6430         tp->tg3_flags2 &= ~TG3_FLG2_ASF_NEW_HANDSHAKE;
6431         tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
6432         if (val == NIC_SRAM_DATA_SIG_MAGIC) {
6433                 u32 nic_cfg;
6434
6435                 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
6436                 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
6437                         tp->tg3_flags |= TG3_FLAG_ENABLE_ASF;
6438                         tp->last_event_jiffies = jiffies;
6439                         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
6440                                 tp->tg3_flags2 |= TG3_FLG2_ASF_NEW_HANDSHAKE;
6441                 }
6442         }
6443
6444         return 0;
6445 }
6446
6447 /* tp->lock is held. */
6448 static void tg3_stop_fw(struct tg3 *tp)
6449 {
6450         if ((tp->tg3_flags & TG3_FLAG_ENABLE_ASF) &&
6451            !(tp->tg3_flags3 & TG3_FLG3_ENABLE_APE)) {
6452                 /* Wait for RX cpu to ACK the previous event. */
6453                 tg3_wait_for_event_ack(tp);
6454
6455                 tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_PAUSE_FW);
6456
6457                 tg3_generate_fw_event(tp);
6458
6459                 /* Wait for RX cpu to ACK this event. */
6460                 tg3_wait_for_event_ack(tp);
6461         }
6462 }
6463
6464 /* tp->lock is held. */
6465 static int tg3_halt(struct tg3 *tp, int kind, int silent)
6466 {
6467         int err;
6468
6469         tg3_stop_fw(tp);
6470
6471         tg3_write_sig_pre_reset(tp, kind);
6472
6473         tg3_abort_hw(tp, silent);
6474         err = tg3_chip_reset(tp);
6475
6476         __tg3_set_mac_addr(tp, 0);
6477
6478         tg3_write_sig_legacy(tp, kind);
6479         tg3_write_sig_post_reset(tp, kind);
6480
6481         if (err)
6482                 return err;
6483
6484         return 0;
6485 }
6486
6487 #define RX_CPU_SCRATCH_BASE     0x30000
6488 #define RX_CPU_SCRATCH_SIZE     0x04000
6489 #define TX_CPU_SCRATCH_BASE     0x34000
6490 #define TX_CPU_SCRATCH_SIZE     0x04000
6491
6492 /* tp->lock is held. */
6493 static int tg3_halt_cpu(struct tg3 *tp, u32 offset)
6494 {
6495         int i;
6496
6497         BUG_ON(offset == TX_CPU_BASE &&
6498             (tp->tg3_flags2 & TG3_FLG2_5705_PLUS));
6499
6500         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
6501                 u32 val = tr32(GRC_VCPU_EXT_CTRL);
6502
6503                 tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_HALT_CPU);
6504                 return 0;
6505         }
6506         if (offset == RX_CPU_BASE) {
6507                 for (i = 0; i < 10000; i++) {
6508                         tw32(offset + CPU_STATE, 0xffffffff);
6509                         tw32(offset + CPU_MODE,  CPU_MODE_HALT);
6510                         if (tr32(offset + CPU_MODE) & CPU_MODE_HALT)
6511                                 break;
6512                 }
6513
6514                 tw32(offset + CPU_STATE, 0xffffffff);
6515                 tw32_f(offset + CPU_MODE,  CPU_MODE_HALT);
6516                 udelay(10);
6517         } else {
6518                 for (i = 0; i < 10000; i++) {
6519                         tw32(offset + CPU_STATE, 0xffffffff);
6520                         tw32(offset + CPU_MODE,  CPU_MODE_HALT);
6521                         if (tr32(offset + CPU_MODE) & CPU_MODE_HALT)
6522                                 break;
6523                 }
6524         }
6525
6526         if (i >= 10000) {
6527                 printk(KERN_ERR PFX "tg3_reset_cpu timed out for %s, "
6528                        "and %s CPU\n",
6529                        tp->dev->name,
6530                        (offset == RX_CPU_BASE ? "RX" : "TX"));
6531                 return -ENODEV;
6532         }
6533
6534         /* Clear firmware's nvram arbitration. */
6535         if (tp->tg3_flags & TG3_FLAG_NVRAM)
6536                 tw32(NVRAM_SWARB, SWARB_REQ_CLR0);
6537         return 0;
6538 }
6539
6540 struct fw_info {
6541         unsigned int fw_base;
6542         unsigned int fw_len;
6543         const __be32 *fw_data;
6544 };
6545
6546 /* tp->lock is held. */
6547 static int tg3_load_firmware_cpu(struct tg3 *tp, u32 cpu_base, u32 cpu_scratch_base,
6548                                  int cpu_scratch_size, struct fw_info *info)
6549 {
6550         int err, lock_err, i;
6551         void (*write_op)(struct tg3 *, u32, u32);
6552
6553         if (cpu_base == TX_CPU_BASE &&
6554             (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
6555                 printk(KERN_ERR PFX "tg3_load_firmware_cpu: Trying to load "
6556                        "TX cpu firmware on %s which is 5705.\n",
6557                        tp->dev->name);
6558                 return -EINVAL;
6559         }
6560
6561         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
6562                 write_op = tg3_write_mem;
6563         else
6564                 write_op = tg3_write_indirect_reg32;
6565
6566         /* It is possible that bootcode is still loading at this point.
6567          * Get the nvram lock first before halting the cpu.
6568          */
6569         lock_err = tg3_nvram_lock(tp);
6570         err = tg3_halt_cpu(tp, cpu_base);
6571         if (!lock_err)
6572                 tg3_nvram_unlock(tp);
6573         if (err)
6574                 goto out;
6575
6576         for (i = 0; i < cpu_scratch_size; i += sizeof(u32))
6577                 write_op(tp, cpu_scratch_base + i, 0);
6578         tw32(cpu_base + CPU_STATE, 0xffffffff);
6579         tw32(cpu_base + CPU_MODE, tr32(cpu_base+CPU_MODE)|CPU_MODE_HALT);
6580         for (i = 0; i < (info->fw_len / sizeof(u32)); i++)
6581                 write_op(tp, (cpu_scratch_base +
6582                               (info->fw_base & 0xffff) +
6583                               (i * sizeof(u32))),
6584                               be32_to_cpu(info->fw_data[i]));
6585
6586         err = 0;
6587
6588 out:
6589         return err;
6590 }
6591
6592 /* tp->lock is held. */
6593 static int tg3_load_5701_a0_firmware_fix(struct tg3 *tp)
6594 {
6595         struct fw_info info;
6596         const __be32 *fw_data;
6597         int err, i;
6598
6599         fw_data = (void *)tp->fw->data;
6600
6601         /* Firmware blob starts with version numbers, followed by
6602            start address and length. We are setting complete length.
6603            length = end_address_of_bss - start_address_of_text.
6604            Remainder is the blob to be loaded contiguously
6605            from start address. */
6606
6607         info.fw_base = be32_to_cpu(fw_data[1]);
6608         info.fw_len = tp->fw->size - 12;
6609         info.fw_data = &fw_data[3];
6610
6611         err = tg3_load_firmware_cpu(tp, RX_CPU_BASE,
6612                                     RX_CPU_SCRATCH_BASE, RX_CPU_SCRATCH_SIZE,
6613                                     &info);
6614         if (err)
6615                 return err;
6616
6617         err = tg3_load_firmware_cpu(tp, TX_CPU_BASE,
6618                                     TX_CPU_SCRATCH_BASE, TX_CPU_SCRATCH_SIZE,
6619                                     &info);
6620         if (err)
6621                 return err;
6622
6623         /* Now startup only the RX cpu. */
6624         tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
6625         tw32_f(RX_CPU_BASE + CPU_PC, info.fw_base);
6626
6627         for (i = 0; i < 5; i++) {
6628                 if (tr32(RX_CPU_BASE + CPU_PC) == info.fw_base)
6629                         break;
6630                 tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
6631                 tw32(RX_CPU_BASE + CPU_MODE,  CPU_MODE_HALT);
6632                 tw32_f(RX_CPU_BASE + CPU_PC, info.fw_base);
6633                 udelay(1000);
6634         }
6635         if (i >= 5) {
6636                 printk(KERN_ERR PFX "tg3_load_firmware fails for %s "
6637                        "to set RX CPU PC, is %08x should be %08x\n",
6638                        tp->dev->name, tr32(RX_CPU_BASE + CPU_PC),
6639                        info.fw_base);
6640                 return -ENODEV;
6641         }
6642         tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
6643         tw32_f(RX_CPU_BASE + CPU_MODE,  0x00000000);
6644
6645         return 0;
6646 }
6647
6648 /* 5705 needs a special version of the TSO firmware.  */
6649
6650 /* tp->lock is held. */
6651 static int tg3_load_tso_firmware(struct tg3 *tp)
6652 {
6653         struct fw_info info;
6654         const __be32 *fw_data;
6655         unsigned long cpu_base, cpu_scratch_base, cpu_scratch_size;
6656         int err, i;
6657
6658         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
6659                 return 0;
6660
6661         fw_data = (void *)tp->fw->data;
6662
6663         /* Firmware blob starts with version numbers, followed by
6664            start address and length. We are setting complete length.
6665            length = end_address_of_bss - start_address_of_text.
6666            Remainder is the blob to be loaded contiguously
6667            from start address. */
6668
6669         info.fw_base = be32_to_cpu(fw_data[1]);
6670         cpu_scratch_size = tp->fw_len;
6671         info.fw_len = tp->fw->size - 12;
6672         info.fw_data = &fw_data[3];
6673
6674         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
6675                 cpu_base = RX_CPU_BASE;
6676                 cpu_scratch_base = NIC_SRAM_MBUF_POOL_BASE5705;
6677         } else {
6678                 cpu_base = TX_CPU_BASE;
6679                 cpu_scratch_base = TX_CPU_SCRATCH_BASE;
6680                 cpu_scratch_size = TX_CPU_SCRATCH_SIZE;
6681         }
6682
6683         err = tg3_load_firmware_cpu(tp, cpu_base,
6684                                     cpu_scratch_base, cpu_scratch_size,
6685                                     &info);
6686         if (err)
6687                 return err;
6688
6689         /* Now startup the cpu. */
6690         tw32(cpu_base + CPU_STATE, 0xffffffff);
6691         tw32_f(cpu_base + CPU_PC, info.fw_base);
6692
6693         for (i = 0; i < 5; i++) {
6694                 if (tr32(cpu_base + CPU_PC) == info.fw_base)
6695                         break;
6696                 tw32(cpu_base + CPU_STATE, 0xffffffff);
6697                 tw32(cpu_base + CPU_MODE,  CPU_MODE_HALT);
6698                 tw32_f(cpu_base + CPU_PC, info.fw_base);
6699                 udelay(1000);
6700         }
6701         if (i >= 5) {
6702                 printk(KERN_ERR PFX "tg3_load_tso_firmware fails for %s "
6703                        "to set CPU PC, is %08x should be %08x\n",
6704                        tp->dev->name, tr32(cpu_base + CPU_PC),
6705                        info.fw_base);
6706                 return -ENODEV;
6707         }
6708         tw32(cpu_base + CPU_STATE, 0xffffffff);
6709         tw32_f(cpu_base + CPU_MODE,  0x00000000);
6710         return 0;
6711 }
6712
6713
6714 static int tg3_set_mac_addr(struct net_device *dev, void *p)
6715 {
6716         struct tg3 *tp = netdev_priv(dev);
6717         struct sockaddr *addr = p;
6718         int err = 0, skip_mac_1 = 0;
6719
6720         if (!is_valid_ether_addr(addr->sa_data))
6721                 return -EINVAL;
6722
6723         memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
6724
6725         if (!netif_running(dev))
6726                 return 0;
6727
6728         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) {
6729                 u32 addr0_high, addr0_low, addr1_high, addr1_low;
6730
6731                 addr0_high = tr32(MAC_ADDR_0_HIGH);
6732                 addr0_low = tr32(MAC_ADDR_0_LOW);
6733                 addr1_high = tr32(MAC_ADDR_1_HIGH);
6734                 addr1_low = tr32(MAC_ADDR_1_LOW);
6735
6736                 /* Skip MAC addr 1 if ASF is using it. */
6737                 if ((addr0_high != addr1_high || addr0_low != addr1_low) &&
6738                     !(addr1_high == 0 && addr1_low == 0))
6739                         skip_mac_1 = 1;
6740         }
6741         spin_lock_bh(&tp->lock);
6742         __tg3_set_mac_addr(tp, skip_mac_1);
6743         spin_unlock_bh(&tp->lock);
6744
6745         return err;
6746 }
6747
6748 /* tp->lock is held. */
6749 static void tg3_set_bdinfo(struct tg3 *tp, u32 bdinfo_addr,
6750                            dma_addr_t mapping, u32 maxlen_flags,
6751                            u32 nic_addr)
6752 {
6753         tg3_write_mem(tp,
6754                       (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH),
6755                       ((u64) mapping >> 32));
6756         tg3_write_mem(tp,
6757                       (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW),
6758                       ((u64) mapping & 0xffffffff));
6759         tg3_write_mem(tp,
6760                       (bdinfo_addr + TG3_BDINFO_MAXLEN_FLAGS),
6761                        maxlen_flags);
6762
6763         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
6764                 tg3_write_mem(tp,
6765                               (bdinfo_addr + TG3_BDINFO_NIC_ADDR),
6766                               nic_addr);
6767 }
6768
6769 static void __tg3_set_rx_mode(struct net_device *);
6770 static void __tg3_set_coalesce(struct tg3 *tp, struct ethtool_coalesce *ec)
6771 {
6772         tw32(HOSTCC_RXCOL_TICKS, ec->rx_coalesce_usecs);
6773         tw32(HOSTCC_TXCOL_TICKS, ec->tx_coalesce_usecs);
6774         tw32(HOSTCC_RXMAX_FRAMES, ec->rx_max_coalesced_frames);
6775         tw32(HOSTCC_TXMAX_FRAMES, ec->tx_max_coalesced_frames);
6776         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
6777                 tw32(HOSTCC_RXCOAL_TICK_INT, ec->rx_coalesce_usecs_irq);
6778                 tw32(HOSTCC_TXCOAL_TICK_INT, ec->tx_coalesce_usecs_irq);
6779         }
6780         tw32(HOSTCC_RXCOAL_MAXF_INT, ec->rx_max_coalesced_frames_irq);
6781         tw32(HOSTCC_TXCOAL_MAXF_INT, ec->tx_max_coalesced_frames_irq);
6782         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
6783                 u32 val = ec->stats_block_coalesce_usecs;
6784
6785                 if (!netif_carrier_ok(tp->dev))
6786                         val = 0;
6787
6788                 tw32(HOSTCC_STAT_COAL_TICKS, val);
6789         }
6790 }
6791
6792 /* tp->lock is held. */
6793 static int tg3_reset_hw(struct tg3 *tp, int reset_phy)
6794 {
6795         u32 val, rdmac_mode;
6796         int i, err, limit;
6797
6798         tg3_disable_ints(tp);
6799
6800         tg3_stop_fw(tp);
6801
6802         tg3_write_sig_pre_reset(tp, RESET_KIND_INIT);
6803
6804         if (tp->tg3_flags & TG3_FLAG_INIT_COMPLETE) {
6805                 tg3_abort_hw(tp, 1);
6806         }
6807
6808         if (reset_phy &&
6809             !(tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB))
6810                 tg3_phy_reset(tp);
6811
6812         err = tg3_chip_reset(tp);
6813         if (err)
6814                 return err;
6815
6816         tg3_write_sig_legacy(tp, RESET_KIND_INIT);
6817
6818         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5784_AX) {
6819                 val = tr32(TG3_CPMU_CTRL);
6820                 val &= ~(CPMU_CTRL_LINK_AWARE_MODE | CPMU_CTRL_LINK_IDLE_MODE);
6821                 tw32(TG3_CPMU_CTRL, val);
6822
6823                 val = tr32(TG3_CPMU_LSPD_10MB_CLK);
6824                 val &= ~CPMU_LSPD_10MB_MACCLK_MASK;
6825                 val |= CPMU_LSPD_10MB_MACCLK_6_25;
6826                 tw32(TG3_CPMU_LSPD_10MB_CLK, val);
6827
6828                 val = tr32(TG3_CPMU_LNK_AWARE_PWRMD);
6829                 val &= ~CPMU_LNK_AWARE_MACCLK_MASK;
6830                 val |= CPMU_LNK_AWARE_MACCLK_6_25;
6831                 tw32(TG3_CPMU_LNK_AWARE_PWRMD, val);
6832
6833                 val = tr32(TG3_CPMU_HST_ACC);
6834                 val &= ~CPMU_HST_ACC_MACCLK_MASK;
6835                 val |= CPMU_HST_ACC_MACCLK_6_25;
6836                 tw32(TG3_CPMU_HST_ACC, val);
6837         }
6838
6839         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780) {
6840                 val = tr32(PCIE_PWR_MGMT_THRESH) & ~PCIE_PWR_MGMT_L1_THRESH_MSK;
6841                 val |= PCIE_PWR_MGMT_EXT_ASPM_TMR_EN |
6842                        PCIE_PWR_MGMT_L1_THRESH_4MS;
6843                 tw32(PCIE_PWR_MGMT_THRESH, val);
6844
6845                 val = tr32(TG3_PCIE_EIDLE_DELAY) & ~TG3_PCIE_EIDLE_DELAY_MASK;
6846                 tw32(TG3_PCIE_EIDLE_DELAY, val | TG3_PCIE_EIDLE_DELAY_13_CLKS);
6847
6848                 tw32(TG3_CORR_ERR_STAT, TG3_CORR_ERR_STAT_CLEAR);
6849         }
6850
6851         if (tp->tg3_flags3 & TG3_FLG3_TOGGLE_10_100_L1PLLPD) {
6852                 val = tr32(TG3_PCIE_LNKCTL);
6853                 if (tp->tg3_flags3 & TG3_FLG3_CLKREQ_BUG)
6854                         val |= TG3_PCIE_LNKCTL_L1_PLL_PD_DIS;
6855                 else
6856                         val &= ~TG3_PCIE_LNKCTL_L1_PLL_PD_DIS;
6857                 tw32(TG3_PCIE_LNKCTL, val);
6858         }
6859
6860         /* This works around an issue with Athlon chipsets on
6861          * B3 tigon3 silicon.  This bit has no effect on any
6862          * other revision.  But do not set this on PCI Express
6863          * chips and don't even touch the clocks if the CPMU is present.
6864          */
6865         if (!(tp->tg3_flags & TG3_FLAG_CPMU_PRESENT)) {
6866                 if (!(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS))
6867                         tp->pci_clock_ctrl |= CLOCK_CTRL_DELAY_PCI_GRANT;
6868                 tw32_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
6869         }
6870
6871         if (tp->pci_chip_rev_id == CHIPREV_ID_5704_A0 &&
6872             (tp->tg3_flags & TG3_FLAG_PCIX_MODE)) {
6873                 val = tr32(TG3PCI_PCISTATE);
6874                 val |= PCISTATE_RETRY_SAME_DMA;
6875                 tw32(TG3PCI_PCISTATE, val);
6876         }
6877
6878         if (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE) {
6879                 /* Allow reads and writes to the
6880                  * APE register and memory space.
6881                  */
6882                 val = tr32(TG3PCI_PCISTATE);
6883                 val |= PCISTATE_ALLOW_APE_CTLSPC_WR |
6884                        PCISTATE_ALLOW_APE_SHMEM_WR;
6885                 tw32(TG3PCI_PCISTATE, val);
6886         }
6887
6888         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5704_BX) {
6889                 /* Enable some hw fixes.  */
6890                 val = tr32(TG3PCI_MSI_DATA);
6891                 val |= (1 << 26) | (1 << 28) | (1 << 29);
6892                 tw32(TG3PCI_MSI_DATA, val);
6893         }
6894
6895         /* Descriptor ring init may make accesses to the
6896          * NIC SRAM area to setup the TX descriptors, so we
6897          * can only do this after the hardware has been
6898          * successfully reset.
6899          */
6900         err = tg3_init_rings(tp);
6901         if (err)
6902                 return err;
6903
6904         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5784 &&
6905             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5761) {
6906                 /* This value is determined during the probe time DMA
6907                  * engine test, tg3_test_dma.
6908                  */
6909                 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
6910         }
6911
6912         tp->grc_mode &= ~(GRC_MODE_HOST_SENDBDS |
6913                           GRC_MODE_4X_NIC_SEND_RINGS |
6914                           GRC_MODE_NO_TX_PHDR_CSUM |
6915                           GRC_MODE_NO_RX_PHDR_CSUM);
6916         tp->grc_mode |= GRC_MODE_HOST_SENDBDS;
6917
6918         /* Pseudo-header checksum is done by hardware logic and not
6919          * the offload processers, so make the chip do the pseudo-
6920          * header checksums on receive.  For transmit it is more
6921          * convenient to do the pseudo-header checksum in software
6922          * as Linux does that on transmit for us in all cases.
6923          */
6924         tp->grc_mode |= GRC_MODE_NO_TX_PHDR_CSUM;
6925
6926         tw32(GRC_MODE,
6927              tp->grc_mode |
6928              (GRC_MODE_IRQ_ON_MAC_ATTN | GRC_MODE_HOST_STACKUP));
6929
6930         /* Setup the timer prescalar register.  Clock is always 66Mhz. */
6931         val = tr32(GRC_MISC_CFG);
6932         val &= ~0xff;
6933         val |= (65 << GRC_MISC_CFG_PRESCALAR_SHIFT);
6934         tw32(GRC_MISC_CFG, val);
6935
6936         /* Initialize MBUF/DESC pool. */
6937         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS) {
6938                 /* Do nothing.  */
6939         } else if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5705) {
6940                 tw32(BUFMGR_MB_POOL_ADDR, NIC_SRAM_MBUF_POOL_BASE);
6941                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
6942                         tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE64);
6943                 else
6944                         tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE96);
6945                 tw32(BUFMGR_DMA_DESC_POOL_ADDR, NIC_SRAM_DMA_DESC_POOL_BASE);
6946                 tw32(BUFMGR_DMA_DESC_POOL_SIZE, NIC_SRAM_DMA_DESC_POOL_SIZE);
6947         }
6948         else if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) {
6949                 int fw_len;
6950
6951                 fw_len = tp->fw_len;
6952                 fw_len = (fw_len + (0x80 - 1)) & ~(0x80 - 1);
6953                 tw32(BUFMGR_MB_POOL_ADDR,
6954                      NIC_SRAM_MBUF_POOL_BASE5705 + fw_len);
6955                 tw32(BUFMGR_MB_POOL_SIZE,
6956                      NIC_SRAM_MBUF_POOL_SIZE5705 - fw_len - 0xa00);
6957         }
6958
6959         if (tp->dev->mtu <= ETH_DATA_LEN) {
6960                 tw32(BUFMGR_MB_RDMA_LOW_WATER,
6961                      tp->bufmgr_config.mbuf_read_dma_low_water);
6962                 tw32(BUFMGR_MB_MACRX_LOW_WATER,
6963                      tp->bufmgr_config.mbuf_mac_rx_low_water);
6964                 tw32(BUFMGR_MB_HIGH_WATER,
6965                      tp->bufmgr_config.mbuf_high_water);
6966         } else {
6967                 tw32(BUFMGR_MB_RDMA_LOW_WATER,
6968                      tp->bufmgr_config.mbuf_read_dma_low_water_jumbo);
6969                 tw32(BUFMGR_MB_MACRX_LOW_WATER,
6970                      tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo);
6971                 tw32(BUFMGR_MB_HIGH_WATER,
6972                      tp->bufmgr_config.mbuf_high_water_jumbo);
6973         }
6974         tw32(BUFMGR_DMA_LOW_WATER,
6975              tp->bufmgr_config.dma_low_water);
6976         tw32(BUFMGR_DMA_HIGH_WATER,
6977              tp->bufmgr_config.dma_high_water);
6978
6979         tw32(BUFMGR_MODE, BUFMGR_MODE_ENABLE | BUFMGR_MODE_ATTN_ENABLE);
6980         for (i = 0; i < 2000; i++) {
6981                 if (tr32(BUFMGR_MODE) & BUFMGR_MODE_ENABLE)
6982                         break;
6983                 udelay(10);
6984         }
6985         if (i >= 2000) {
6986                 printk(KERN_ERR PFX "tg3_reset_hw cannot enable BUFMGR for %s.\n",
6987                        tp->dev->name);
6988                 return -ENODEV;
6989         }
6990
6991         /* Setup replenish threshold. */
6992         val = tp->rx_pending / 8;
6993         if (val == 0)
6994                 val = 1;
6995         else if (val > tp->rx_std_max_post)
6996                 val = tp->rx_std_max_post;
6997         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
6998                 if (tp->pci_chip_rev_id == CHIPREV_ID_5906_A1)
6999                         tw32(ISO_PKT_TX, (tr32(ISO_PKT_TX) & ~0x3) | 0x2);
7000
7001                 if (val > (TG3_RX_INTERNAL_RING_SZ_5906 / 2))
7002                         val = TG3_RX_INTERNAL_RING_SZ_5906 / 2;
7003         }
7004
7005         tw32(RCVBDI_STD_THRESH, val);
7006
7007         /* Initialize TG3_BDINFO's at:
7008          *  RCVDBDI_STD_BD:     standard eth size rx ring
7009          *  RCVDBDI_JUMBO_BD:   jumbo frame rx ring
7010          *  RCVDBDI_MINI_BD:    small frame rx ring (??? does not work)
7011          *
7012          * like so:
7013          *  TG3_BDINFO_HOST_ADDR:       high/low parts of DMA address of ring
7014          *  TG3_BDINFO_MAXLEN_FLAGS:    (rx max buffer size << 16) |
7015          *                              ring attribute flags
7016          *  TG3_BDINFO_NIC_ADDR:        location of descriptors in nic SRAM
7017          *
7018          * Standard receive ring @ NIC_SRAM_RX_BUFFER_DESC, 512 entries.
7019          * Jumbo receive ring @ NIC_SRAM_RX_JUMBO_BUFFER_DESC, 256 entries.
7020          *
7021          * The size of each ring is fixed in the firmware, but the location is
7022          * configurable.
7023          */
7024         tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
7025              ((u64) tp->rx_std_mapping >> 32));
7026         tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
7027              ((u64) tp->rx_std_mapping & 0xffffffff));
7028         tw32(RCVDBDI_STD_BD + TG3_BDINFO_NIC_ADDR,
7029              NIC_SRAM_RX_BUFFER_DESC);
7030
7031         /* Disable the mini ring */
7032         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
7033                 tw32(RCVDBDI_MINI_BD + TG3_BDINFO_MAXLEN_FLAGS,
7034                      BDINFO_FLAGS_DISABLED);
7035
7036         /* Program the jumbo buffer descriptor ring control
7037          * blocks on those devices that have them.
7038          */
7039         if ((tp->tg3_flags & TG3_FLAG_JUMBO_CAPABLE) &&
7040             !(tp->tg3_flags2 & TG3_FLG2_5780_CLASS)) {
7041                 /* Setup replenish threshold. */
7042                 tw32(RCVBDI_JUMBO_THRESH, tp->rx_jumbo_pending / 8);
7043
7044                 if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) {
7045                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
7046                              ((u64) tp->rx_jumbo_mapping >> 32));
7047                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
7048                              ((u64) tp->rx_jumbo_mapping & 0xffffffff));
7049                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
7050                              RX_JUMBO_MAX_SIZE << BDINFO_FLAGS_MAXLEN_SHIFT);
7051                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_NIC_ADDR,
7052                              NIC_SRAM_RX_JUMBO_BUFFER_DESC);
7053                 } else {
7054                         tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
7055                              BDINFO_FLAGS_DISABLED);
7056                 }
7057
7058                 val = RX_STD_MAX_SIZE << BDINFO_FLAGS_MAXLEN_SHIFT;
7059         } else
7060                 val = RX_STD_MAX_SIZE_5705 << BDINFO_FLAGS_MAXLEN_SHIFT;
7061
7062         tw32(RCVDBDI_STD_BD + TG3_BDINFO_MAXLEN_FLAGS, val);
7063
7064         /* There is only one send ring on 5705/5750, no need to explicitly
7065          * disable the others.
7066          */
7067         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
7068                 /* Clear out send RCB ring in SRAM. */
7069                 for (i = NIC_SRAM_SEND_RCB; i < NIC_SRAM_RCV_RET_RCB; i += TG3_BDINFO_SIZE)
7070                         tg3_write_mem(tp, i + TG3_BDINFO_MAXLEN_FLAGS,
7071                                       BDINFO_FLAGS_DISABLED);
7072         }
7073
7074         tp->tx_prod = 0;
7075         tp->tx_cons = 0;
7076         tw32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW, 0);
7077         tw32_tx_mbox(MAILBOX_SNDNIC_PROD_IDX_0 + TG3_64BIT_REG_LOW, 0);
7078
7079         tg3_set_bdinfo(tp, NIC_SRAM_SEND_RCB,
7080                        tp->tx_desc_mapping,
7081                        (TG3_TX_RING_SIZE <<
7082                         BDINFO_FLAGS_MAXLEN_SHIFT),
7083                        NIC_SRAM_TX_BUFFER_DESC);
7084
7085         /* There is only one receive return ring on 5705/5750, no need
7086          * to explicitly disable the others.
7087          */
7088         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
7089                 for (i = NIC_SRAM_RCV_RET_RCB; i < NIC_SRAM_STATS_BLK;
7090                      i += TG3_BDINFO_SIZE) {
7091                         tg3_write_mem(tp, i + TG3_BDINFO_MAXLEN_FLAGS,
7092                                       BDINFO_FLAGS_DISABLED);
7093                 }
7094         }
7095
7096         tp->rx_rcb_ptr = 0;
7097         tw32_rx_mbox(MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW, 0);
7098
7099         tg3_set_bdinfo(tp, NIC_SRAM_RCV_RET_RCB,
7100                        tp->rx_rcb_mapping,
7101                        (TG3_RX_RCB_RING_SIZE(tp) <<
7102                         BDINFO_FLAGS_MAXLEN_SHIFT),
7103                        0);
7104
7105         tp->rx_std_ptr = tp->rx_pending;
7106         tw32_rx_mbox(MAILBOX_RCV_STD_PROD_IDX + TG3_64BIT_REG_LOW,
7107                      tp->rx_std_ptr);
7108
7109         tp->rx_jumbo_ptr = (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE) ?
7110                                                 tp->rx_jumbo_pending : 0;
7111         tw32_rx_mbox(MAILBOX_RCV_JUMBO_PROD_IDX + TG3_64BIT_REG_LOW,
7112                      tp->rx_jumbo_ptr);
7113
7114         /* Initialize MAC address and backoff seed. */
7115         __tg3_set_mac_addr(tp, 0);
7116
7117         /* MTU + ethernet header + FCS + optional VLAN tag */
7118         tw32(MAC_RX_MTU_SIZE,
7119              tp->dev->mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN);
7120
7121         /* The slot time is changed by tg3_setup_phy if we
7122          * run at gigabit with half duplex.
7123          */
7124         tw32(MAC_TX_LENGTHS,
7125              (2 << TX_LENGTHS_IPG_CRS_SHIFT) |
7126              (6 << TX_LENGTHS_IPG_SHIFT) |
7127              (32 << TX_LENGTHS_SLOT_TIME_SHIFT));
7128
7129         /* Receive rules. */
7130         tw32(MAC_RCV_RULE_CFG, RCV_RULE_CFG_DEFAULT_CLASS);
7131         tw32(RCVLPC_CONFIG, 0x0181);
7132
7133         /* Calculate RDMAC_MODE setting early, we need it to determine
7134          * the RCVLPC_STATE_ENABLE mask.
7135          */
7136         rdmac_mode = (RDMAC_MODE_ENABLE | RDMAC_MODE_TGTABORT_ENAB |
7137                       RDMAC_MODE_MSTABORT_ENAB | RDMAC_MODE_PARITYERR_ENAB |
7138                       RDMAC_MODE_ADDROFLOW_ENAB | RDMAC_MODE_FIFOOFLOW_ENAB |
7139                       RDMAC_MODE_FIFOURUN_ENAB | RDMAC_MODE_FIFOOREAD_ENAB |
7140                       RDMAC_MODE_LNGREAD_ENAB);
7141
7142         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 ||
7143             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785 ||
7144             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780)
7145                 rdmac_mode |= RDMAC_MODE_BD_SBD_CRPT_ENAB |
7146                               RDMAC_MODE_MBUF_RBD_CRPT_ENAB |
7147                               RDMAC_MODE_MBUF_SBD_CRPT_ENAB;
7148
7149         /* If statement applies to 5705 and 5750 PCI devices only */
7150         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
7151              tp->pci_chip_rev_id != CHIPREV_ID_5705_A0) ||
7152             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750)) {
7153                 if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE &&
7154                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) {
7155                         rdmac_mode |= RDMAC_MODE_FIFO_SIZE_128;
7156                 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
7157                            !(tp->tg3_flags2 & TG3_FLG2_IS_5788)) {
7158                         rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
7159                 }
7160         }
7161
7162         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)
7163                 rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
7164
7165         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
7166                 rdmac_mode |= RDMAC_MODE_IPV4_LSO_EN;
7167
7168         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785 ||
7169             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780)
7170                 rdmac_mode |= RDMAC_MODE_IPV6_LSO_EN;
7171
7172         /* Receive/send statistics. */
7173         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS) {
7174                 val = tr32(RCVLPC_STATS_ENABLE);
7175                 val &= ~RCVLPC_STATSENAB_DACK_FIX;
7176                 tw32(RCVLPC_STATS_ENABLE, val);
7177         } else if ((rdmac_mode & RDMAC_MODE_FIFO_SIZE_128) &&
7178                    (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE)) {
7179                 val = tr32(RCVLPC_STATS_ENABLE);
7180                 val &= ~RCVLPC_STATSENAB_LNGBRST_RFIX;
7181                 tw32(RCVLPC_STATS_ENABLE, val);
7182         } else {
7183                 tw32(RCVLPC_STATS_ENABLE, 0xffffff);
7184         }
7185         tw32(RCVLPC_STATSCTRL, RCVLPC_STATSCTRL_ENABLE);
7186         tw32(SNDDATAI_STATSENAB, 0xffffff);
7187         tw32(SNDDATAI_STATSCTRL,
7188              (SNDDATAI_SCTRL_ENABLE |
7189               SNDDATAI_SCTRL_FASTUPD));
7190
7191         /* Setup host coalescing engine. */
7192         tw32(HOSTCC_MODE, 0);
7193         for (i = 0; i < 2000; i++) {
7194                 if (!(tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE))
7195                         break;
7196                 udelay(10);
7197         }
7198
7199         __tg3_set_coalesce(tp, &tp->coal);
7200
7201         /* set status block DMA address */
7202         tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
7203              ((u64) tp->status_mapping >> 32));
7204         tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
7205              ((u64) tp->status_mapping & 0xffffffff));
7206
7207         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
7208                 /* Status/statistics block address.  See tg3_timer,
7209                  * the tg3_periodic_fetch_stats call there, and
7210                  * tg3_get_stats to see how this works for 5705/5750 chips.
7211                  */
7212                 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
7213                      ((u64) tp->stats_mapping >> 32));
7214                 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
7215                      ((u64) tp->stats_mapping & 0xffffffff));
7216                 tw32(HOSTCC_STATS_BLK_NIC_ADDR, NIC_SRAM_STATS_BLK);
7217                 tw32(HOSTCC_STATUS_BLK_NIC_ADDR, NIC_SRAM_STATUS_BLK);
7218         }
7219
7220         tw32(HOSTCC_MODE, HOSTCC_MODE_ENABLE | tp->coalesce_mode);
7221
7222         tw32(RCVCC_MODE, RCVCC_MODE_ENABLE | RCVCC_MODE_ATTN_ENABLE);
7223         tw32(RCVLPC_MODE, RCVLPC_MODE_ENABLE);
7224         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
7225                 tw32(RCVLSC_MODE, RCVLSC_MODE_ENABLE | RCVLSC_MODE_ATTN_ENABLE);
7226
7227         /* Clear statistics/status block in chip, and status block in ram. */
7228         for (i = NIC_SRAM_STATS_BLK;
7229              i < NIC_SRAM_STATUS_BLK + TG3_HW_STATUS_SIZE;
7230              i += sizeof(u32)) {
7231                 tg3_write_mem(tp, i, 0);
7232                 udelay(40);
7233         }
7234         memset(tp->hw_status, 0, TG3_HW_STATUS_SIZE);
7235
7236         if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
7237                 tp->tg3_flags2 &= ~TG3_FLG2_PARALLEL_DETECT;
7238                 /* reset to prevent losing 1st rx packet intermittently */
7239                 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
7240                 udelay(10);
7241         }
7242
7243         if (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE)
7244                 tp->mac_mode &= MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
7245         else
7246                 tp->mac_mode = 0;
7247         tp->mac_mode |= MAC_MODE_TXSTAT_ENABLE | MAC_MODE_RXSTAT_ENABLE |
7248                 MAC_MODE_TDE_ENABLE | MAC_MODE_RDE_ENABLE | MAC_MODE_FHDE_ENABLE;
7249         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS) &&
7250             !(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) &&
7251             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700)
7252                 tp->mac_mode |= MAC_MODE_LINK_POLARITY;
7253         tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_RXSTAT_CLEAR | MAC_MODE_TXSTAT_CLEAR);
7254         udelay(40);
7255
7256         /* tp->grc_local_ctrl is partially set up during tg3_get_invariants().
7257          * If TG3_FLG2_IS_NIC is zero, we should read the
7258          * register to preserve the GPIO settings for LOMs. The GPIOs,
7259          * whether used as inputs or outputs, are set by boot code after
7260          * reset.
7261          */
7262         if (!(tp->tg3_flags2 & TG3_FLG2_IS_NIC)) {
7263                 u32 gpio_mask;
7264
7265                 gpio_mask = GRC_LCLCTRL_GPIO_OE0 | GRC_LCLCTRL_GPIO_OE1 |
7266                             GRC_LCLCTRL_GPIO_OE2 | GRC_LCLCTRL_GPIO_OUTPUT0 |
7267                             GRC_LCLCTRL_GPIO_OUTPUT1 | GRC_LCLCTRL_GPIO_OUTPUT2;
7268
7269                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
7270                         gpio_mask |= GRC_LCLCTRL_GPIO_OE3 |
7271                                      GRC_LCLCTRL_GPIO_OUTPUT3;
7272
7273                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755)
7274                         gpio_mask |= GRC_LCLCTRL_GPIO_UART_SEL;
7275
7276                 tp->grc_local_ctrl &= ~gpio_mask;
7277                 tp->grc_local_ctrl |= tr32(GRC_LOCAL_CTRL) & gpio_mask;
7278
7279                 /* GPIO1 must be driven high for eeprom write protect */
7280                 if (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT)
7281                         tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
7282                                                GRC_LCLCTRL_GPIO_OUTPUT1);
7283         }
7284         tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
7285         udelay(100);
7286
7287         tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0);
7288
7289         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
7290                 tw32_f(DMAC_MODE, DMAC_MODE_ENABLE);
7291                 udelay(40);
7292         }
7293
7294         val = (WDMAC_MODE_ENABLE | WDMAC_MODE_TGTABORT_ENAB |
7295                WDMAC_MODE_MSTABORT_ENAB | WDMAC_MODE_PARITYERR_ENAB |
7296                WDMAC_MODE_ADDROFLOW_ENAB | WDMAC_MODE_FIFOOFLOW_ENAB |
7297                WDMAC_MODE_FIFOURUN_ENAB | WDMAC_MODE_FIFOOREAD_ENAB |
7298                WDMAC_MODE_LNGREAD_ENAB);
7299
7300         /* If statement applies to 5705 and 5750 PCI devices only */
7301         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
7302              tp->pci_chip_rev_id != CHIPREV_ID_5705_A0) ||
7303             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750) {
7304                 if ((tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) &&
7305                     (tp->pci_chip_rev_id == CHIPREV_ID_5705_A1 ||
7306                      tp->pci_chip_rev_id == CHIPREV_ID_5705_A2)) {
7307                         /* nothing */
7308                 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
7309                            !(tp->tg3_flags2 & TG3_FLG2_IS_5788) &&
7310                            !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)) {
7311                         val |= WDMAC_MODE_RX_ACCEL;
7312                 }
7313         }
7314
7315         /* Enable host coalescing bug fix */
7316         if (tp->tg3_flags3 & TG3_FLG3_5755_PLUS)
7317                 val |= WDMAC_MODE_STATUS_TAG_FIX;
7318
7319         tw32_f(WDMAC_MODE, val);
7320         udelay(40);
7321
7322         if (tp->tg3_flags & TG3_FLAG_PCIX_MODE) {
7323                 u16 pcix_cmd;
7324
7325                 pci_read_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
7326                                      &pcix_cmd);
7327                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703) {
7328                         pcix_cmd &= ~PCI_X_CMD_MAX_READ;
7329                         pcix_cmd |= PCI_X_CMD_READ_2K;
7330                 } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
7331                         pcix_cmd &= ~(PCI_X_CMD_MAX_SPLIT | PCI_X_CMD_MAX_READ);
7332                         pcix_cmd |= PCI_X_CMD_READ_2K;
7333                 }
7334                 pci_write_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
7335                                       pcix_cmd);
7336         }
7337
7338         tw32_f(RDMAC_MODE, rdmac_mode);
7339         udelay(40);
7340
7341         tw32(RCVDCC_MODE, RCVDCC_MODE_ENABLE | RCVDCC_MODE_ATTN_ENABLE);
7342         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
7343                 tw32(MBFREE_MODE, MBFREE_MODE_ENABLE);
7344
7345         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5761)
7346                 tw32(SNDDATAC_MODE,
7347                      SNDDATAC_MODE_ENABLE | SNDDATAC_MODE_CDELAY);
7348         else
7349                 tw32(SNDDATAC_MODE, SNDDATAC_MODE_ENABLE);
7350
7351         tw32(SNDBDC_MODE, SNDBDC_MODE_ENABLE | SNDBDC_MODE_ATTN_ENABLE);
7352         tw32(RCVBDI_MODE, RCVBDI_MODE_ENABLE | RCVBDI_MODE_RCB_ATTN_ENAB);
7353         tw32(RCVDBDI_MODE, RCVDBDI_MODE_ENABLE | RCVDBDI_MODE_INV_RING_SZ);
7354         tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE);
7355         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO)
7356                 tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE | 0x8);
7357         tw32(SNDBDI_MODE, SNDBDI_MODE_ENABLE | SNDBDI_MODE_ATTN_ENABLE);
7358         tw32(SNDBDS_MODE, SNDBDS_MODE_ENABLE | SNDBDS_MODE_ATTN_ENABLE);
7359
7360         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0) {
7361                 err = tg3_load_5701_a0_firmware_fix(tp);
7362                 if (err)
7363                         return err;
7364         }
7365
7366         if (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) {
7367                 err = tg3_load_tso_firmware(tp);
7368                 if (err)
7369                         return err;
7370         }
7371
7372         tp->tx_mode = TX_MODE_ENABLE;
7373         tw32_f(MAC_TX_MODE, tp->tx_mode);
7374         udelay(100);
7375
7376         tp->rx_mode = RX_MODE_ENABLE;
7377         if (tp->tg3_flags3 & TG3_FLG3_5755_PLUS)
7378                 tp->rx_mode |= RX_MODE_IPV6_CSUM_ENABLE;
7379
7380         tw32_f(MAC_RX_MODE, tp->rx_mode);
7381         udelay(10);
7382
7383         tw32(MAC_LED_CTRL, tp->led_ctrl);
7384
7385         tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
7386         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
7387                 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
7388                 udelay(10);
7389         }
7390         tw32_f(MAC_RX_MODE, tp->rx_mode);
7391         udelay(10);
7392
7393         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
7394                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) &&
7395                         !(tp->tg3_flags2 & TG3_FLG2_SERDES_PREEMPHASIS)) {
7396                         /* Set drive transmission level to 1.2V  */
7397                         /* only if the signal pre-emphasis bit is not set  */
7398                         val = tr32(MAC_SERDES_CFG);
7399                         val &= 0xfffff000;
7400                         val |= 0x880;
7401                         tw32(MAC_SERDES_CFG, val);
7402                 }
7403                 if (tp->pci_chip_rev_id == CHIPREV_ID_5703_A1)
7404                         tw32(MAC_SERDES_CFG, 0x616000);
7405         }
7406
7407         /* Prevent chip from dropping frames when flow control
7408          * is enabled.
7409          */
7410         tw32_f(MAC_LOW_WMARK_MAX_RX_FRAME, 2);
7411
7412         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704 &&
7413             (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
7414                 /* Use hardware link auto-negotiation */
7415                 tp->tg3_flags2 |= TG3_FLG2_HW_AUTONEG;
7416         }
7417
7418         if ((tp->tg3_flags2 & TG3_FLG2_MII_SERDES) &&
7419             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714)) {
7420                 u32 tmp;
7421
7422                 tmp = tr32(SERDES_RX_CTRL);
7423                 tw32(SERDES_RX_CTRL, tmp | SERDES_RX_SIG_DETECT);
7424                 tp->grc_local_ctrl &= ~GRC_LCLCTRL_USE_EXT_SIG_DETECT;
7425                 tp->grc_local_ctrl |= GRC_LCLCTRL_USE_SIG_DETECT;
7426                 tw32(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
7427         }
7428
7429         if (!(tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB)) {
7430                 if (tp->link_config.phy_is_low_power) {
7431                         tp->link_config.phy_is_low_power = 0;
7432                         tp->link_config.speed = tp->link_config.orig_speed;
7433                         tp->link_config.duplex = tp->link_config.orig_duplex;
7434                         tp->link_config.autoneg = tp->link_config.orig_autoneg;
7435                 }
7436
7437                 err = tg3_setup_phy(tp, 0);
7438                 if (err)
7439                         return err;
7440
7441                 if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) &&
7442                     !(tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET)) {
7443                         u32 tmp;
7444
7445                         /* Clear CRC stats. */
7446                         if (!tg3_readphy(tp, MII_TG3_TEST1, &tmp)) {
7447                                 tg3_writephy(tp, MII_TG3_TEST1,
7448                                              tmp | MII_TG3_TEST1_CRC_EN);
7449                                 tg3_readphy(tp, 0x14, &tmp);
7450                         }
7451                 }
7452         }
7453
7454         __tg3_set_rx_mode(tp->dev);
7455
7456         /* Initialize receive rules. */
7457         tw32(MAC_RCV_RULE_0,  0xc2000000 & RCV_RULE_DISABLE_MASK);
7458         tw32(MAC_RCV_VALUE_0, 0xffffffff & RCV_RULE_DISABLE_MASK);
7459         tw32(MAC_RCV_RULE_1,  0x86000004 & RCV_RULE_DISABLE_MASK);
7460         tw32(MAC_RCV_VALUE_1, 0xffffffff & RCV_RULE_DISABLE_MASK);
7461
7462         if ((tp->tg3_flags2 & TG3_FLG2_5705_PLUS) &&
7463             !(tp->tg3_flags2 & TG3_FLG2_5780_CLASS))
7464                 limit = 8;
7465         else
7466                 limit = 16;
7467         if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF)
7468                 limit -= 4;
7469         switch (limit) {
7470         case 16:
7471                 tw32(MAC_RCV_RULE_15,  0); tw32(MAC_RCV_VALUE_15,  0);
7472         case 15:
7473                 tw32(MAC_RCV_RULE_14,  0); tw32(MAC_RCV_VALUE_14,  0);
7474         case 14:
7475                 tw32(MAC_RCV_RULE_13,  0); tw32(MAC_RCV_VALUE_13,  0);
7476         case 13:
7477                 tw32(MAC_RCV_RULE_12,  0); tw32(MAC_RCV_VALUE_12,  0);
7478         case 12:
7479                 tw32(MAC_RCV_RULE_11,  0); tw32(MAC_RCV_VALUE_11,  0);
7480         case 11:
7481                 tw32(MAC_RCV_RULE_10,  0); tw32(MAC_RCV_VALUE_10,  0);
7482         case 10:
7483                 tw32(MAC_RCV_RULE_9,  0); tw32(MAC_RCV_VALUE_9,  0);
7484         case 9:
7485                 tw32(MAC_RCV_RULE_8,  0); tw32(MAC_RCV_VALUE_8,  0);
7486         case 8:
7487                 tw32(MAC_RCV_RULE_7,  0); tw32(MAC_RCV_VALUE_7,  0);
7488         case 7:
7489                 tw32(MAC_RCV_RULE_6,  0); tw32(MAC_RCV_VALUE_6,  0);
7490         case 6:
7491                 tw32(MAC_RCV_RULE_5,  0); tw32(MAC_RCV_VALUE_5,  0);
7492         case 5:
7493                 tw32(MAC_RCV_RULE_4,  0); tw32(MAC_RCV_VALUE_4,  0);
7494         case 4:
7495                 /* tw32(MAC_RCV_RULE_3,  0); tw32(MAC_RCV_VALUE_3,  0); */
7496         case 3:
7497                 /* tw32(MAC_RCV_RULE_2,  0); tw32(MAC_RCV_VALUE_2,  0); */
7498         case 2:
7499         case 1:
7500
7501         default:
7502                 break;
7503         }
7504
7505         if (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE)
7506                 /* Write our heartbeat update interval to APE. */
7507                 tg3_ape_write32(tp, TG3_APE_HOST_HEARTBEAT_INT_MS,
7508                                 APE_HOST_HEARTBEAT_INT_DISABLE);
7509
7510         tg3_write_sig_post_reset(tp, RESET_KIND_INIT);
7511
7512         return 0;
7513 }
7514
7515 /* Called at device open time to get the chip ready for
7516  * packet processing.  Invoked with tp->lock held.
7517  */
7518 static int tg3_init_hw(struct tg3 *tp, int reset_phy)
7519 {
7520         tg3_switch_clocks(tp);
7521
7522         tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
7523
7524         return tg3_reset_hw(tp, reset_phy);
7525 }
7526
7527 #define TG3_STAT_ADD32(PSTAT, REG) \
7528 do {    u32 __val = tr32(REG); \
7529         (PSTAT)->low += __val; \
7530         if ((PSTAT)->low < __val) \
7531                 (PSTAT)->high += 1; \
7532 } while (0)
7533
7534 static void tg3_periodic_fetch_stats(struct tg3 *tp)
7535 {
7536         struct tg3_hw_stats *sp = tp->hw_stats;
7537
7538         if (!netif_carrier_ok(tp->dev))
7539                 return;
7540
7541         TG3_STAT_ADD32(&sp->tx_octets, MAC_TX_STATS_OCTETS);
7542         TG3_STAT_ADD32(&sp->tx_collisions, MAC_TX_STATS_COLLISIONS);
7543         TG3_STAT_ADD32(&sp->tx_xon_sent, MAC_TX_STATS_XON_SENT);
7544         TG3_STAT_ADD32(&sp->tx_xoff_sent, MAC_TX_STATS_XOFF_SENT);
7545         TG3_STAT_ADD32(&sp->tx_mac_errors, MAC_TX_STATS_MAC_ERRORS);
7546         TG3_STAT_ADD32(&sp->tx_single_collisions, MAC_TX_STATS_SINGLE_COLLISIONS);
7547         TG3_STAT_ADD32(&sp->tx_mult_collisions, MAC_TX_STATS_MULT_COLLISIONS);
7548         TG3_STAT_ADD32(&sp->tx_deferred, MAC_TX_STATS_DEFERRED);
7549         TG3_STAT_ADD32(&sp->tx_excessive_collisions, MAC_TX_STATS_EXCESSIVE_COL);
7550         TG3_STAT_ADD32(&sp->tx_late_collisions, MAC_TX_STATS_LATE_COL);
7551         TG3_STAT_ADD32(&sp->tx_ucast_packets, MAC_TX_STATS_UCAST);
7552         TG3_STAT_ADD32(&sp->tx_mcast_packets, MAC_TX_STATS_MCAST);
7553         TG3_STAT_ADD32(&sp->tx_bcast_packets, MAC_TX_STATS_BCAST);
7554
7555         TG3_STAT_ADD32(&sp->rx_octets, MAC_RX_STATS_OCTETS);
7556         TG3_STAT_ADD32(&sp->rx_fragments, MAC_RX_STATS_FRAGMENTS);
7557         TG3_STAT_ADD32(&sp->rx_ucast_packets, MAC_RX_STATS_UCAST);
7558         TG3_STAT_ADD32(&sp->rx_mcast_packets, MAC_RX_STATS_MCAST);
7559         TG3_STAT_ADD32(&sp->rx_bcast_packets, MAC_RX_STATS_BCAST);
7560         TG3_STAT_ADD32(&sp->rx_fcs_errors, MAC_RX_STATS_FCS_ERRORS);
7561         TG3_STAT_ADD32(&sp->rx_align_errors, MAC_RX_STATS_ALIGN_ERRORS);
7562         TG3_STAT_ADD32(&sp->rx_xon_pause_rcvd, MAC_RX_STATS_XON_PAUSE_RECVD);
7563         TG3_STAT_ADD32(&sp->rx_xoff_pause_rcvd, MAC_RX_STATS_XOFF_PAUSE_RECVD);
7564         TG3_STAT_ADD32(&sp->rx_mac_ctrl_rcvd, MAC_RX_STATS_MAC_CTRL_RECVD);
7565         TG3_STAT_ADD32(&sp->rx_xoff_entered, MAC_RX_STATS_XOFF_ENTERED);
7566         TG3_STAT_ADD32(&sp->rx_frame_too_long_errors, MAC_RX_STATS_FRAME_TOO_LONG);
7567         TG3_STAT_ADD32(&sp->rx_jabbers, MAC_RX_STATS_JABBERS);
7568         TG3_STAT_ADD32(&sp->rx_undersize_packets, MAC_RX_STATS_UNDERSIZE);
7569
7570         TG3_STAT_ADD32(&sp->rxbds_empty, RCVLPC_NO_RCV_BD_CNT);
7571         TG3_STAT_ADD32(&sp->rx_discards, RCVLPC_IN_DISCARDS_CNT);
7572         TG3_STAT_ADD32(&sp->rx_errors, RCVLPC_IN_ERRORS_CNT);
7573 }
7574
7575 static void tg3_timer(unsigned long __opaque)
7576 {
7577         struct tg3 *tp = (struct tg3 *) __opaque;
7578
7579         if (tp->irq_sync)
7580                 goto restart_timer;
7581
7582         spin_lock(&tp->lock);
7583
7584         if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)) {
7585                 /* All of this garbage is because when using non-tagged
7586                  * IRQ status the mailbox/status_block protocol the chip
7587                  * uses with the cpu is race prone.
7588                  */
7589                 if (tp->hw_status->status & SD_STATUS_UPDATED) {
7590                         tw32(GRC_LOCAL_CTRL,
7591                              tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
7592                 } else {
7593                         tw32(HOSTCC_MODE, tp->coalesce_mode |
7594                              (HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW));
7595                 }
7596
7597                 if (!(tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
7598                         tp->tg3_flags2 |= TG3_FLG2_RESTART_TIMER;
7599                         spin_unlock(&tp->lock);
7600                         schedule_work(&tp->reset_task);
7601                         return;
7602                 }
7603         }
7604
7605         /* This part only runs once per second. */
7606         if (!--tp->timer_counter) {
7607                 if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
7608                         tg3_periodic_fetch_stats(tp);
7609
7610                 if (tp->tg3_flags & TG3_FLAG_USE_LINKCHG_REG) {
7611                         u32 mac_stat;
7612                         int phy_event;
7613
7614                         mac_stat = tr32(MAC_STATUS);
7615
7616                         phy_event = 0;
7617                         if (tp->tg3_flags & TG3_FLAG_USE_MI_INTERRUPT) {
7618                                 if (mac_stat & MAC_STATUS_MI_INTERRUPT)
7619                                         phy_event = 1;
7620                         } else if (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)
7621                                 phy_event = 1;
7622
7623                         if (phy_event)
7624                                 tg3_setup_phy(tp, 0);
7625                 } else if (tp->tg3_flags & TG3_FLAG_POLL_SERDES) {
7626                         u32 mac_stat = tr32(MAC_STATUS);
7627                         int need_setup = 0;
7628
7629                         if (netif_carrier_ok(tp->dev) &&
7630                             (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)) {
7631                                 need_setup = 1;
7632                         }
7633                         if (! netif_carrier_ok(tp->dev) &&
7634                             (mac_stat & (MAC_STATUS_PCS_SYNCED |
7635                                          MAC_STATUS_SIGNAL_DET))) {
7636                                 need_setup = 1;
7637                         }
7638                         if (need_setup) {
7639                                 if (!tp->serdes_counter) {
7640                                         tw32_f(MAC_MODE,
7641                                              (tp->mac_mode &
7642                                               ~MAC_MODE_PORT_MODE_MASK));
7643                                         udelay(40);
7644                                         tw32_f(MAC_MODE, tp->mac_mode);
7645                                         udelay(40);
7646                                 }
7647                                 tg3_setup_phy(tp, 0);
7648                         }
7649                 } else if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES)
7650                         tg3_serdes_parallel_detect(tp);
7651
7652                 tp->timer_counter = tp->timer_multiplier;
7653         }
7654
7655         /* Heartbeat is only sent once every 2 seconds.
7656          *
7657          * The heartbeat is to tell the ASF firmware that the host
7658          * driver is still alive.  In the event that the OS crashes,
7659          * ASF needs to reset the hardware to free up the FIFO space
7660          * that may be filled with rx packets destined for the host.
7661          * If the FIFO is full, ASF will no longer function properly.
7662          *
7663          * Unintended resets have been reported on real time kernels
7664          * where the timer doesn't run on time.  Netpoll will also have
7665          * same problem.
7666          *
7667          * The new FWCMD_NICDRV_ALIVE3 command tells the ASF firmware
7668          * to check the ring condition when the heartbeat is expiring
7669          * before doing the reset.  This will prevent most unintended
7670          * resets.
7671          */
7672         if (!--tp->asf_counter) {
7673                 if ((tp->tg3_flags & TG3_FLAG_ENABLE_ASF) &&
7674                     !(tp->tg3_flags3 & TG3_FLG3_ENABLE_APE)) {
7675                         tg3_wait_for_event_ack(tp);
7676
7677                         tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX,
7678                                       FWCMD_NICDRV_ALIVE3);
7679                         tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 4);
7680                         /* 5 seconds timeout */
7681                         tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX, 5);
7682
7683                         tg3_generate_fw_event(tp);
7684                 }
7685                 tp->asf_counter = tp->asf_multiplier;
7686         }
7687
7688         spin_unlock(&tp->lock);
7689
7690 restart_timer:
7691         tp->timer.expires = jiffies + tp->timer_offset;
7692         add_timer(&tp->timer);
7693 }
7694
7695 static int tg3_request_irq(struct tg3 *tp)
7696 {
7697         irq_handler_t fn;
7698         unsigned long flags;
7699         struct net_device *dev = tp->dev;
7700
7701         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7702                 fn = tg3_msi;
7703                 if (tp->tg3_flags2 & TG3_FLG2_1SHOT_MSI)
7704                         fn = tg3_msi_1shot;
7705                 flags = IRQF_SAMPLE_RANDOM;
7706         } else {
7707                 fn = tg3_interrupt;
7708                 if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)
7709                         fn = tg3_interrupt_tagged;
7710                 flags = IRQF_SHARED | IRQF_SAMPLE_RANDOM;
7711         }
7712         return (request_irq(tp->pdev->irq, fn, flags, dev->name, dev));
7713 }
7714
7715 static int tg3_test_interrupt(struct tg3 *tp)
7716 {
7717         struct net_device *dev = tp->dev;
7718         int err, i, intr_ok = 0;
7719
7720         if (!netif_running(dev))
7721                 return -ENODEV;
7722
7723         tg3_disable_ints(tp);
7724
7725         free_irq(tp->pdev->irq, dev);
7726
7727         err = request_irq(tp->pdev->irq, tg3_test_isr,
7728                           IRQF_SHARED | IRQF_SAMPLE_RANDOM, dev->name, dev);
7729         if (err)
7730                 return err;
7731
7732         tp->hw_status->status &= ~SD_STATUS_UPDATED;
7733         tg3_enable_ints(tp);
7734
7735         tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
7736                HOSTCC_MODE_NOW);
7737
7738         for (i = 0; i < 5; i++) {
7739                 u32 int_mbox, misc_host_ctrl;
7740
7741                 int_mbox = tr32_mailbox(MAILBOX_INTERRUPT_0 +
7742                                         TG3_64BIT_REG_LOW);
7743                 misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
7744
7745                 if ((int_mbox != 0) ||
7746                     (misc_host_ctrl & MISC_HOST_CTRL_MASK_PCI_INT)) {
7747                         intr_ok = 1;
7748                         break;
7749                 }
7750
7751                 msleep(10);
7752         }
7753
7754         tg3_disable_ints(tp);
7755
7756         free_irq(tp->pdev->irq, dev);
7757
7758         err = tg3_request_irq(tp);
7759
7760         if (err)
7761                 return err;
7762
7763         if (intr_ok)
7764                 return 0;
7765
7766         return -EIO;
7767 }
7768
7769 /* Returns 0 if MSI test succeeds or MSI test fails and INTx mode is
7770  * successfully restored
7771  */
7772 static int tg3_test_msi(struct tg3 *tp)
7773 {
7774         struct net_device *dev = tp->dev;
7775         int err;
7776         u16 pci_cmd;
7777
7778         if (!(tp->tg3_flags2 & TG3_FLG2_USING_MSI))
7779                 return 0;
7780
7781         /* Turn off SERR reporting in case MSI terminates with Master
7782          * Abort.
7783          */
7784         pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
7785         pci_write_config_word(tp->pdev, PCI_COMMAND,
7786                               pci_cmd & ~PCI_COMMAND_SERR);
7787
7788         err = tg3_test_interrupt(tp);
7789
7790         pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
7791
7792         if (!err)
7793                 return 0;
7794
7795         /* other failures */
7796         if (err != -EIO)
7797                 return err;
7798
7799         /* MSI test failed, go back to INTx mode */
7800         printk(KERN_WARNING PFX "%s: No interrupt was generated using MSI, "
7801                "switching to INTx mode. Please report this failure to "
7802                "the PCI maintainer and include system chipset information.\n",
7803                        tp->dev->name);
7804
7805         free_irq(tp->pdev->irq, dev);
7806         pci_disable_msi(tp->pdev);
7807
7808         tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
7809
7810         err = tg3_request_irq(tp);
7811         if (err)
7812                 return err;
7813
7814         /* Need to reset the chip because the MSI cycle may have terminated
7815          * with Master Abort.
7816          */
7817         tg3_full_lock(tp, 1);
7818
7819         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7820         err = tg3_init_hw(tp, 1);
7821
7822         tg3_full_unlock(tp);
7823
7824         if (err)
7825                 free_irq(tp->pdev->irq, dev);
7826
7827         return err;
7828 }
7829
7830 static int tg3_request_firmware(struct tg3 *tp)
7831 {
7832         const __be32 *fw_data;
7833
7834         if (request_firmware(&tp->fw, tp->fw_needed, &tp->pdev->dev)) {
7835                 printk(KERN_ERR "%s: Failed to load firmware \"%s\"\n",
7836                        tp->dev->name, tp->fw_needed);
7837                 return -ENOENT;
7838         }
7839
7840         fw_data = (void *)tp->fw->data;
7841
7842         /* Firmware blob starts with version numbers, followed by
7843          * start address and _full_ length including BSS sections
7844          * (which must be longer than the actual data, of course
7845          */
7846
7847         tp->fw_len = be32_to_cpu(fw_data[2]);   /* includes bss */
7848         if (tp->fw_len < (tp->fw->size - 12)) {
7849                 printk(KERN_ERR "%s: bogus length %d in \"%s\"\n",
7850                        tp->dev->name, tp->fw_len, tp->fw_needed);
7851                 release_firmware(tp->fw);
7852                 tp->fw = NULL;
7853                 return -EINVAL;
7854         }
7855
7856         /* We no longer need firmware; we have it. */
7857         tp->fw_needed = NULL;
7858         return 0;
7859 }
7860
7861 static int tg3_open(struct net_device *dev)
7862 {
7863         struct tg3 *tp = netdev_priv(dev);
7864         int err;
7865
7866         if (tp->fw_needed) {
7867                 err = tg3_request_firmware(tp);
7868                 if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0) {
7869                         if (err)
7870                                 return err;
7871                 } else if (err) {
7872                         printk(KERN_WARNING "%s: TSO capability disabled.\n",
7873                                tp->dev->name);
7874                         tp->tg3_flags2 &= ~TG3_FLG2_TSO_CAPABLE;
7875                 } else if (!(tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE)) {
7876                         printk(KERN_NOTICE "%s: TSO capability restored.\n",
7877                                tp->dev->name);
7878                         tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
7879                 }
7880         }
7881
7882         netif_carrier_off(tp->dev);
7883
7884         err = tg3_set_power_state(tp, PCI_D0);
7885         if (err)
7886                 return err;
7887
7888         tg3_full_lock(tp, 0);
7889
7890         tg3_disable_ints(tp);
7891         tp->tg3_flags &= ~TG3_FLAG_INIT_COMPLETE;
7892
7893         tg3_full_unlock(tp);
7894
7895         /* The placement of this call is tied
7896          * to the setup and use of Host TX descriptors.
7897          */
7898         err = tg3_alloc_consistent(tp);
7899         if (err)
7900                 return err;
7901
7902         if (tp->tg3_flags & TG3_FLAG_SUPPORT_MSI) {
7903                 /* All MSI supporting chips should support tagged
7904                  * status.  Assert that this is the case.
7905                  */
7906                 if (!(tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)) {
7907                         printk(KERN_WARNING PFX "%s: MSI without TAGGED? "
7908                                "Not using MSI.\n", tp->dev->name);
7909                 } else if (pci_enable_msi(tp->pdev) == 0) {
7910                         u32 msi_mode;
7911
7912                         msi_mode = tr32(MSGINT_MODE);
7913                         tw32(MSGINT_MODE, msi_mode | MSGINT_MODE_ENABLE);
7914                         tp->tg3_flags2 |= TG3_FLG2_USING_MSI;
7915                 }
7916         }
7917         err = tg3_request_irq(tp);
7918
7919         if (err) {
7920                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7921                         pci_disable_msi(tp->pdev);
7922                         tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
7923                 }
7924                 tg3_free_consistent(tp);
7925                 return err;
7926         }
7927
7928         napi_enable(&tp->napi);
7929
7930         tg3_full_lock(tp, 0);
7931
7932         err = tg3_init_hw(tp, 1);
7933         if (err) {
7934                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7935                 tg3_free_rings(tp);
7936         } else {
7937                 if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS)
7938                         tp->timer_offset = HZ;
7939                 else
7940                         tp->timer_offset = HZ / 10;
7941
7942                 BUG_ON(tp->timer_offset > HZ);
7943                 tp->timer_counter = tp->timer_multiplier =
7944                         (HZ / tp->timer_offset);
7945                 tp->asf_counter = tp->asf_multiplier =
7946                         ((HZ / tp->timer_offset) * 2);
7947
7948                 init_timer(&tp->timer);
7949                 tp->timer.expires = jiffies + tp->timer_offset;
7950                 tp->timer.data = (unsigned long) tp;
7951                 tp->timer.function = tg3_timer;
7952         }
7953
7954         tg3_full_unlock(tp);
7955
7956         if (err) {
7957                 napi_disable(&tp->napi);
7958                 free_irq(tp->pdev->irq, dev);
7959                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7960                         pci_disable_msi(tp->pdev);
7961                         tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
7962                 }
7963                 tg3_free_consistent(tp);
7964                 return err;
7965         }
7966
7967         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7968                 err = tg3_test_msi(tp);
7969
7970                 if (err) {
7971                         tg3_full_lock(tp, 0);
7972
7973                         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7974                                 pci_disable_msi(tp->pdev);
7975                                 tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
7976                         }
7977                         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7978                         tg3_free_rings(tp);
7979                         tg3_free_consistent(tp);
7980
7981                         tg3_full_unlock(tp);
7982
7983                         napi_disable(&tp->napi);
7984
7985                         return err;
7986                 }
7987
7988                 if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
7989                         if (tp->tg3_flags2 & TG3_FLG2_1SHOT_MSI) {
7990                                 u32 val = tr32(PCIE_TRANSACTION_CFG);
7991
7992                                 tw32(PCIE_TRANSACTION_CFG,
7993                                      val | PCIE_TRANS_CFG_1SHOT_MSI);
7994                         }
7995                 }
7996         }
7997
7998         tg3_phy_start(tp);
7999
8000         tg3_full_lock(tp, 0);
8001
8002         add_timer(&tp->timer);
8003         tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
8004         tg3_enable_ints(tp);
8005
8006         tg3_full_unlock(tp);
8007
8008         netif_start_queue(dev);
8009
8010         return 0;
8011 }
8012
8013 #if 0
8014 /*static*/ void tg3_dump_state(struct tg3 *tp)
8015 {
8016         u32 val32, val32_2, val32_3, val32_4, val32_5;
8017         u16 val16;
8018         int i;
8019
8020         pci_read_config_word(tp->pdev, PCI_STATUS, &val16);
8021         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE, &val32);
8022         printk("DEBUG: PCI status [%04x] TG3PCI state[%08x]\n",
8023                val16, val32);
8024
8025         /* MAC block */
8026         printk("DEBUG: MAC_MODE[%08x] MAC_STATUS[%08x]\n",
8027                tr32(MAC_MODE), tr32(MAC_STATUS));
8028         printk("       MAC_EVENT[%08x] MAC_LED_CTRL[%08x]\n",
8029                tr32(MAC_EVENT), tr32(MAC_LED_CTRL));
8030         printk("DEBUG: MAC_TX_MODE[%08x] MAC_TX_STATUS[%08x]\n",
8031                tr32(MAC_TX_MODE), tr32(MAC_TX_STATUS));
8032         printk("       MAC_RX_MODE[%08x] MAC_RX_STATUS[%08x]\n",
8033                tr32(MAC_RX_MODE), tr32(MAC_RX_STATUS));
8034
8035         /* Send data initiator control block */
8036         printk("DEBUG: SNDDATAI_MODE[%08x] SNDDATAI_STATUS[%08x]\n",
8037                tr32(SNDDATAI_MODE), tr32(SNDDATAI_STATUS));
8038         printk("       SNDDATAI_STATSCTRL[%08x]\n",
8039                tr32(SNDDATAI_STATSCTRL));
8040
8041         /* Send data completion control block */
8042         printk("DEBUG: SNDDATAC_MODE[%08x]\n", tr32(SNDDATAC_MODE));
8043
8044         /* Send BD ring selector block */
8045         printk("DEBUG: SNDBDS_MODE[%08x] SNDBDS_STATUS[%08x]\n",
8046                tr32(SNDBDS_MODE), tr32(SNDBDS_STATUS));
8047
8048         /* Send BD initiator control block */
8049         printk("DEBUG: SNDBDI_MODE[%08x] SNDBDI_STATUS[%08x]\n",
8050                tr32(SNDBDI_MODE), tr32(SNDBDI_STATUS));
8051
8052         /* Send BD completion control block */
8053         printk("DEBUG: SNDBDC_MODE[%08x]\n", tr32(SNDBDC_MODE));
8054
8055         /* Receive list placement control block */
8056         printk("DEBUG: RCVLPC_MODE[%08x] RCVLPC_STATUS[%08x]\n",
8057                tr32(RCVLPC_MODE), tr32(RCVLPC_STATUS));
8058         printk("       RCVLPC_STATSCTRL[%08x]\n",
8059                tr32(RCVLPC_STATSCTRL));
8060
8061         /* Receive data and receive BD initiator control block */
8062         printk("DEBUG: RCVDBDI_MODE[%08x] RCVDBDI_STATUS[%08x]\n",
8063                tr32(RCVDBDI_MODE), tr32(RCVDBDI_STATUS));
8064
8065         /* Receive data completion control block */
8066         printk("DEBUG: RCVDCC_MODE[%08x]\n",
8067                tr32(RCVDCC_MODE));
8068
8069         /* Receive BD initiator control block */
8070         printk("DEBUG: RCVBDI_MODE[%08x] RCVBDI_STATUS[%08x]\n",
8071                tr32(RCVBDI_MODE), tr32(RCVBDI_STATUS));
8072
8073         /* Receive BD completion control block */
8074         printk("DEBUG: RCVCC_MODE[%08x] RCVCC_STATUS[%08x]\n",
8075                tr32(RCVCC_MODE), tr32(RCVCC_STATUS));
8076
8077         /* Receive list selector control block */
8078         printk("DEBUG: RCVLSC_MODE[%08x] RCVLSC_STATUS[%08x]\n",
8079                tr32(RCVLSC_MODE), tr32(RCVLSC_STATUS));
8080
8081         /* Mbuf cluster free block */
8082         printk("DEBUG: MBFREE_MODE[%08x] MBFREE_STATUS[%08x]\n",
8083                tr32(MBFREE_MODE), tr32(MBFREE_STATUS));
8084
8085         /* Host coalescing control block */
8086         printk("DEBUG: HOSTCC_MODE[%08x] HOSTCC_STATUS[%08x]\n",
8087                tr32(HOSTCC_MODE), tr32(HOSTCC_STATUS));
8088         printk("DEBUG: HOSTCC_STATS_BLK_HOST_ADDR[%08x%08x]\n",
8089                tr32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH),
8090                tr32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW));
8091         printk("DEBUG: HOSTCC_STATUS_BLK_HOST_ADDR[%08x%08x]\n",
8092                tr32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH),
8093                tr32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW));
8094         printk("DEBUG: HOSTCC_STATS_BLK_NIC_ADDR[%08x]\n",
8095                tr32(HOSTCC_STATS_BLK_NIC_ADDR));
8096         printk("DEBUG: HOSTCC_STATUS_BLK_NIC_ADDR[%08x]\n",
8097                tr32(HOSTCC_STATUS_BLK_NIC_ADDR));
8098
8099         /* Memory arbiter control block */
8100         printk("DEBUG: MEMARB_MODE[%08x] MEMARB_STATUS[%08x]\n",
8101                tr32(MEMARB_MODE), tr32(MEMARB_STATUS));
8102
8103         /* Buffer manager control block */
8104         printk("DEBUG: BUFMGR_MODE[%08x] BUFMGR_STATUS[%08x]\n",
8105                tr32(BUFMGR_MODE), tr32(BUFMGR_STATUS));
8106         printk("DEBUG: BUFMGR_MB_POOL_ADDR[%08x] BUFMGR_MB_POOL_SIZE[%08x]\n",
8107                tr32(BUFMGR_MB_POOL_ADDR), tr32(BUFMGR_MB_POOL_SIZE));
8108         printk("DEBUG: BUFMGR_DMA_DESC_POOL_ADDR[%08x] "
8109                "BUFMGR_DMA_DESC_POOL_SIZE[%08x]\n",
8110                tr32(BUFMGR_DMA_DESC_POOL_ADDR),
8111                tr32(BUFMGR_DMA_DESC_POOL_SIZE));
8112
8113         /* Read DMA control block */
8114         printk("DEBUG: RDMAC_MODE[%08x] RDMAC_STATUS[%08x]\n",
8115                tr32(RDMAC_MODE), tr32(RDMAC_STATUS));
8116
8117         /* Write DMA control block */
8118         printk("DEBUG: WDMAC_MODE[%08x] WDMAC_STATUS[%08x]\n",
8119                tr32(WDMAC_MODE), tr32(WDMAC_STATUS));
8120
8121         /* DMA completion block */
8122         printk("DEBUG: DMAC_MODE[%08x]\n",
8123                tr32(DMAC_MODE));
8124
8125         /* GRC block */
8126         printk("DEBUG: GRC_MODE[%08x] GRC_MISC_CFG[%08x]\n",
8127                tr32(GRC_MODE), tr32(GRC_MISC_CFG));
8128         printk("DEBUG: GRC_LOCAL_CTRL[%08x]\n",
8129                tr32(GRC_LOCAL_CTRL));
8130
8131         /* TG3_BDINFOs */
8132         printk("DEBUG: RCVDBDI_JUMBO_BD[%08x%08x:%08x:%08x]\n",
8133                tr32(RCVDBDI_JUMBO_BD + 0x0),
8134                tr32(RCVDBDI_JUMBO_BD + 0x4),
8135                tr32(RCVDBDI_JUMBO_BD + 0x8),
8136                tr32(RCVDBDI_JUMBO_BD + 0xc));
8137         printk("DEBUG: RCVDBDI_STD_BD[%08x%08x:%08x:%08x]\n",
8138                tr32(RCVDBDI_STD_BD + 0x0),
8139                tr32(RCVDBDI_STD_BD + 0x4),
8140                tr32(RCVDBDI_STD_BD + 0x8),
8141                tr32(RCVDBDI_STD_BD + 0xc));
8142         printk("DEBUG: RCVDBDI_MINI_BD[%08x%08x:%08x:%08x]\n",
8143                tr32(RCVDBDI_MINI_BD + 0x0),
8144                tr32(RCVDBDI_MINI_BD + 0x4),
8145                tr32(RCVDBDI_MINI_BD + 0x8),
8146                tr32(RCVDBDI_MINI_BD + 0xc));
8147
8148         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x0, &val32);
8149         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x4, &val32_2);
8150         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0x8, &val32_3);
8151         tg3_read_mem(tp, NIC_SRAM_SEND_RCB + 0xc, &val32_4);
8152         printk("DEBUG: SRAM_SEND_RCB_0[%08x%08x:%08x:%08x]\n",
8153                val32, val32_2, val32_3, val32_4);
8154
8155         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x0, &val32);
8156         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x4, &val32_2);
8157         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0x8, &val32_3);
8158         tg3_read_mem(tp, NIC_SRAM_RCV_RET_RCB + 0xc, &val32_4);
8159         printk("DEBUG: SRAM_RCV_RET_RCB_0[%08x%08x:%08x:%08x]\n",
8160                val32, val32_2, val32_3, val32_4);
8161
8162         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x0, &val32);
8163         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x4, &val32_2);
8164         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x8, &val32_3);
8165         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0xc, &val32_4);
8166         tg3_read_mem(tp, NIC_SRAM_STATUS_BLK + 0x10, &val32_5);
8167         printk("DEBUG: SRAM_STATUS_BLK[%08x:%08x:%08x:%08x:%08x]\n",
8168                val32, val32_2, val32_3, val32_4, val32_5);
8169
8170         /* SW status block */
8171         printk("DEBUG: Host status block [%08x:%08x:(%04x:%04x:%04x):(%04x:%04x)]\n",
8172                tp->hw_status->status,
8173                tp->hw_status->status_tag,
8174                tp->hw_status->rx_jumbo_consumer,
8175                tp->hw_status->rx_consumer,
8176                tp->hw_status->rx_mini_consumer,
8177                tp->hw_status->idx[0].rx_producer,
8178                tp->hw_status->idx[0].tx_consumer);
8179
8180         /* SW statistics block */
8181         printk("DEBUG: Host statistics block [%08x:%08x:%08x:%08x]\n",
8182                ((u32 *)tp->hw_stats)[0],
8183                ((u32 *)tp->hw_stats)[1],
8184                ((u32 *)tp->hw_stats)[2],
8185                ((u32 *)tp->hw_stats)[3]);
8186
8187         /* Mailboxes */
8188         printk("DEBUG: SNDHOST_PROD[%08x%08x] SNDNIC_PROD[%08x%08x]\n",
8189                tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + 0x0),
8190                tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + 0x4),
8191                tr32_mailbox(MAILBOX_SNDNIC_PROD_IDX_0 + 0x0),
8192                tr32_mailbox(MAILBOX_SNDNIC_PROD_IDX_0 + 0x4));
8193
8194         /* NIC side send descriptors. */
8195         for (i = 0; i < 6; i++) {
8196                 unsigned long txd;
8197
8198                 txd = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_TX_BUFFER_DESC
8199                         + (i * sizeof(struct tg3_tx_buffer_desc));
8200                 printk("DEBUG: NIC TXD(%d)[%08x:%08x:%08x:%08x]\n",
8201                        i,
8202                        readl(txd + 0x0), readl(txd + 0x4),
8203                        readl(txd + 0x8), readl(txd + 0xc));
8204         }
8205
8206         /* NIC side RX descriptors. */
8207         for (i = 0; i < 6; i++) {
8208                 unsigned long rxd;
8209
8210                 rxd = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_RX_BUFFER_DESC
8211                         + (i * sizeof(struct tg3_rx_buffer_desc));
8212                 printk("DEBUG: NIC RXD_STD(%d)[0][%08x:%08x:%08x:%08x]\n",
8213                        i,
8214                        readl(rxd + 0x0), readl(rxd + 0x4),
8215                        readl(rxd + 0x8), readl(rxd + 0xc));
8216                 rxd += (4 * sizeof(u32));
8217                 printk("DEBUG: NIC RXD_STD(%d)[1][%08x:%08x:%08x:%08x]\n",
8218                        i,
8219                        readl(rxd + 0x0), readl(rxd + 0x4),
8220                        readl(rxd + 0x8), readl(rxd + 0xc));
8221         }
8222
8223         for (i = 0; i < 6; i++) {
8224                 unsigned long rxd;
8225
8226                 rxd = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_RX_JUMBO_BUFFER_DESC
8227                         + (i * sizeof(struct tg3_rx_buffer_desc));
8228                 printk("DEBUG: NIC RXD_JUMBO(%d)[0][%08x:%08x:%08x:%08x]\n",
8229                        i,
8230                        readl(rxd + 0x0), readl(rxd + 0x4),
8231                        readl(rxd + 0x8), readl(rxd + 0xc));
8232                 rxd += (4 * sizeof(u32));
8233                 printk("DEBUG: NIC RXD_JUMBO(%d)[1][%08x:%08x:%08x:%08x]\n",
8234                        i,
8235                        readl(rxd + 0x0), readl(rxd + 0x4),
8236                        readl(rxd + 0x8), readl(rxd + 0xc));
8237         }
8238 }
8239 #endif
8240
8241 static struct net_device_stats *tg3_get_stats(struct net_device *);
8242 static struct tg3_ethtool_stats *tg3_get_estats(struct tg3 *);
8243
8244 static int tg3_close(struct net_device *dev)
8245 {
8246         struct tg3 *tp = netdev_priv(dev);
8247
8248         napi_disable(&tp->napi);
8249         cancel_work_sync(&tp->reset_task);
8250
8251         netif_stop_queue(dev);
8252
8253         del_timer_sync(&tp->timer);
8254
8255         tg3_full_lock(tp, 1);
8256 #if 0
8257         tg3_dump_state(tp);
8258 #endif
8259
8260         tg3_disable_ints(tp);
8261
8262         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
8263         tg3_free_rings(tp);
8264         tp->tg3_flags &= ~TG3_FLAG_INIT_COMPLETE;
8265
8266         tg3_full_unlock(tp);
8267
8268         free_irq(tp->pdev->irq, dev);
8269         if (tp->tg3_flags2 & TG3_FLG2_USING_MSI) {
8270                 pci_disable_msi(tp->pdev);
8271                 tp->tg3_flags2 &= ~TG3_FLG2_USING_MSI;
8272         }
8273
8274         memcpy(&tp->net_stats_prev, tg3_get_stats(tp->dev),
8275                sizeof(tp->net_stats_prev));
8276         memcpy(&tp->estats_prev, tg3_get_estats(tp),
8277                sizeof(tp->estats_prev));
8278
8279         tg3_free_consistent(tp);
8280
8281         tg3_set_power_state(tp, PCI_D3hot);
8282
8283         netif_carrier_off(tp->dev);
8284
8285         return 0;
8286 }
8287
8288 static inline unsigned long get_stat64(tg3_stat64_t *val)
8289 {
8290         unsigned long ret;
8291
8292 #if (BITS_PER_LONG == 32)
8293         ret = val->low;
8294 #else
8295         ret = ((u64)val->high << 32) | ((u64)val->low);
8296 #endif
8297         return ret;
8298 }
8299
8300 static inline u64 get_estat64(tg3_stat64_t *val)
8301 {
8302        return ((u64)val->high << 32) | ((u64)val->low);
8303 }
8304
8305 static unsigned long calc_crc_errors(struct tg3 *tp)
8306 {
8307         struct tg3_hw_stats *hw_stats = tp->hw_stats;
8308
8309         if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) &&
8310             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
8311              GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701)) {
8312                 u32 val;
8313
8314                 spin_lock_bh(&tp->lock);
8315                 if (!tg3_readphy(tp, MII_TG3_TEST1, &val)) {
8316                         tg3_writephy(tp, MII_TG3_TEST1,
8317                                      val | MII_TG3_TEST1_CRC_EN);
8318                         tg3_readphy(tp, 0x14, &val);
8319                 } else
8320                         val = 0;
8321                 spin_unlock_bh(&tp->lock);
8322
8323                 tp->phy_crc_errors += val;
8324
8325                 return tp->phy_crc_errors;
8326         }
8327
8328         return get_stat64(&hw_stats->rx_fcs_errors);
8329 }
8330
8331 #define ESTAT_ADD(member) \
8332         estats->member =        old_estats->member + \
8333                                 get_estat64(&hw_stats->member)
8334
8335 static struct tg3_ethtool_stats *tg3_get_estats(struct tg3 *tp)
8336 {
8337         struct tg3_ethtool_stats *estats = &tp->estats;
8338         struct tg3_ethtool_stats *old_estats = &tp->estats_prev;
8339         struct tg3_hw_stats *hw_stats = tp->hw_stats;
8340
8341         if (!hw_stats)
8342                 return old_estats;
8343
8344         ESTAT_ADD(rx_octets);
8345         ESTAT_ADD(rx_fragments);
8346         ESTAT_ADD(rx_ucast_packets);
8347         ESTAT_ADD(rx_mcast_packets);
8348         ESTAT_ADD(rx_bcast_packets);
8349         ESTAT_ADD(rx_fcs_errors);
8350         ESTAT_ADD(rx_align_errors);
8351         ESTAT_ADD(rx_xon_pause_rcvd);
8352         ESTAT_ADD(rx_xoff_pause_rcvd);
8353         ESTAT_ADD(rx_mac_ctrl_rcvd);
8354         ESTAT_ADD(rx_xoff_entered);
8355         ESTAT_ADD(rx_frame_too_long_errors);
8356         ESTAT_ADD(rx_jabbers);
8357         ESTAT_ADD(rx_undersize_packets);
8358         ESTAT_ADD(rx_in_length_errors);
8359         ESTAT_ADD(rx_out_length_errors);
8360         ESTAT_ADD(rx_64_or_less_octet_packets);
8361         ESTAT_ADD(rx_65_to_127_octet_packets);
8362         ESTAT_ADD(rx_128_to_255_octet_packets);
8363         ESTAT_ADD(rx_256_to_511_octet_packets);
8364         ESTAT_ADD(rx_512_to_1023_octet_packets);
8365         ESTAT_ADD(rx_1024_to_1522_octet_packets);
8366         ESTAT_ADD(rx_1523_to_2047_octet_packets);
8367         ESTAT_ADD(rx_2048_to_4095_octet_packets);
8368         ESTAT_ADD(rx_4096_to_8191_octet_packets);
8369         ESTAT_ADD(rx_8192_to_9022_octet_packets);
8370
8371         ESTAT_ADD(tx_octets);
8372         ESTAT_ADD(tx_collisions);
8373         ESTAT_ADD(tx_xon_sent);
8374         ESTAT_ADD(tx_xoff_sent);
8375         ESTAT_ADD(tx_flow_control);
8376         ESTAT_ADD(tx_mac_errors);
8377         ESTAT_ADD(tx_single_collisions);
8378         ESTAT_ADD(tx_mult_collisions);
8379         ESTAT_ADD(tx_deferred);
8380         ESTAT_ADD(tx_excessive_collisions);
8381         ESTAT_ADD(tx_late_collisions);
8382         ESTAT_ADD(tx_collide_2times);
8383         ESTAT_ADD(tx_collide_3times);
8384         ESTAT_ADD(tx_collide_4times);
8385         ESTAT_ADD(tx_collide_5times);
8386         ESTAT_ADD(tx_collide_6times);
8387         ESTAT_ADD(tx_collide_7times);
8388         ESTAT_ADD(tx_collide_8times);
8389         ESTAT_ADD(tx_collide_9times);
8390         ESTAT_ADD(tx_collide_10times);
8391         ESTAT_ADD(tx_collide_11times);
8392         ESTAT_ADD(tx_collide_12times);
8393         ESTAT_ADD(tx_collide_13times);
8394         ESTAT_ADD(tx_collide_14times);
8395         ESTAT_ADD(tx_collide_15times);
8396         ESTAT_ADD(tx_ucast_packets);
8397         ESTAT_ADD(tx_mcast_packets);
8398         ESTAT_ADD(tx_bcast_packets);
8399         ESTAT_ADD(tx_carrier_sense_errors);
8400         ESTAT_ADD(tx_discards);
8401         ESTAT_ADD(tx_errors);
8402
8403         ESTAT_ADD(dma_writeq_full);
8404         ESTAT_ADD(dma_write_prioq_full);
8405         ESTAT_ADD(rxbds_empty);
8406         ESTAT_ADD(rx_discards);
8407         ESTAT_ADD(rx_errors);
8408         ESTAT_ADD(rx_threshold_hit);
8409
8410         ESTAT_ADD(dma_readq_full);
8411         ESTAT_ADD(dma_read_prioq_full);
8412         ESTAT_ADD(tx_comp_queue_full);
8413
8414         ESTAT_ADD(ring_set_send_prod_index);
8415         ESTAT_ADD(ring_status_update);
8416         ESTAT_ADD(nic_irqs);
8417         ESTAT_ADD(nic_avoided_irqs);
8418         ESTAT_ADD(nic_tx_threshold_hit);
8419
8420         return estats;
8421 }
8422
8423 static struct net_device_stats *tg3_get_stats(struct net_device *dev)
8424 {
8425         struct tg3 *tp = netdev_priv(dev);
8426         struct net_device_stats *stats = &tp->net_stats;
8427         struct net_device_stats *old_stats = &tp->net_stats_prev;
8428         struct tg3_hw_stats *hw_stats = tp->hw_stats;
8429
8430         if (!hw_stats)
8431                 return old_stats;
8432
8433         stats->rx_packets = old_stats->rx_packets +
8434                 get_stat64(&hw_stats->rx_ucast_packets) +
8435                 get_stat64(&hw_stats->rx_mcast_packets) +
8436                 get_stat64(&hw_stats->rx_bcast_packets);
8437
8438         stats->tx_packets = old_stats->tx_packets +
8439                 get_stat64(&hw_stats->tx_ucast_packets) +
8440                 get_stat64(&hw_stats->tx_mcast_packets) +
8441                 get_stat64(&hw_stats->tx_bcast_packets);
8442
8443         stats->rx_bytes = old_stats->rx_bytes +
8444                 get_stat64(&hw_stats->rx_octets);
8445         stats->tx_bytes = old_stats->tx_bytes +
8446                 get_stat64(&hw_stats->tx_octets);
8447
8448         stats->rx_errors = old_stats->rx_errors +
8449                 get_stat64(&hw_stats->rx_errors);
8450         stats->tx_errors = old_stats->tx_errors +
8451                 get_stat64(&hw_stats->tx_errors) +
8452                 get_stat64(&hw_stats->tx_mac_errors) +
8453                 get_stat64(&hw_stats->tx_carrier_sense_errors) +
8454                 get_stat64(&hw_stats->tx_discards);
8455
8456         stats->multicast = old_stats->multicast +
8457                 get_stat64(&hw_stats->rx_mcast_packets);
8458         stats->collisions = old_stats->collisions +
8459                 get_stat64(&hw_stats->tx_collisions);
8460
8461         stats->rx_length_errors = old_stats->rx_length_errors +
8462                 get_stat64(&hw_stats->rx_frame_too_long_errors) +
8463                 get_stat64(&hw_stats->rx_undersize_packets);
8464
8465         stats->rx_over_errors = old_stats->rx_over_errors +
8466                 get_stat64(&hw_stats->rxbds_empty);
8467         stats->rx_frame_errors = old_stats->rx_frame_errors +
8468                 get_stat64(&hw_stats->rx_align_errors);
8469         stats->tx_aborted_errors = old_stats->tx_aborted_errors +
8470                 get_stat64(&hw_stats->tx_discards);
8471         stats->tx_carrier_errors = old_stats->tx_carrier_errors +
8472                 get_stat64(&hw_stats->tx_carrier_sense_errors);
8473
8474         stats->rx_crc_errors = old_stats->rx_crc_errors +
8475                 calc_crc_errors(tp);
8476
8477         stats->rx_missed_errors = old_stats->rx_missed_errors +
8478                 get_stat64(&hw_stats->rx_discards);
8479
8480         return stats;
8481 }
8482
8483 static inline u32 calc_crc(unsigned char *buf, int len)
8484 {
8485         u32 reg;
8486         u32 tmp;
8487         int j, k;
8488
8489         reg = 0xffffffff;
8490
8491         for (j = 0; j < len; j++) {
8492                 reg ^= buf[j];
8493
8494                 for (k = 0; k < 8; k++) {
8495                         tmp = reg & 0x01;
8496
8497                         reg >>= 1;
8498
8499                         if (tmp) {
8500                                 reg ^= 0xedb88320;
8501                         }
8502                 }
8503         }
8504
8505         return ~reg;
8506 }
8507
8508 static void tg3_set_multi(struct tg3 *tp, unsigned int accept_all)
8509 {
8510         /* accept or reject all multicast frames */
8511         tw32(MAC_HASH_REG_0, accept_all ? 0xffffffff : 0);
8512         tw32(MAC_HASH_REG_1, accept_all ? 0xffffffff : 0);
8513         tw32(MAC_HASH_REG_2, accept_all ? 0xffffffff : 0);
8514         tw32(MAC_HASH_REG_3, accept_all ? 0xffffffff : 0);
8515 }
8516
8517 static void __tg3_set_rx_mode(struct net_device *dev)
8518 {
8519         struct tg3 *tp = netdev_priv(dev);
8520         u32 rx_mode;
8521
8522         rx_mode = tp->rx_mode & ~(RX_MODE_PROMISC |
8523                                   RX_MODE_KEEP_VLAN_TAG);
8524
8525         /* When ASF is in use, we always keep the RX_MODE_KEEP_VLAN_TAG
8526          * flag clear.
8527          */
8528 #if TG3_VLAN_TAG_USED
8529         if (!tp->vlgrp &&
8530             !(tp->tg3_flags & TG3_FLAG_ENABLE_ASF))
8531                 rx_mode |= RX_MODE_KEEP_VLAN_TAG;
8532 #else
8533         /* By definition, VLAN is disabled always in this
8534          * case.
8535          */
8536         if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF))
8537                 rx_mode |= RX_MODE_KEEP_VLAN_TAG;
8538 #endif
8539
8540         if (dev->flags & IFF_PROMISC) {
8541                 /* Promiscuous mode. */
8542                 rx_mode |= RX_MODE_PROMISC;
8543         } else if (dev->flags & IFF_ALLMULTI) {
8544                 /* Accept all multicast. */
8545                 tg3_set_multi (tp, 1);
8546         } else if (dev->mc_count < 1) {
8547                 /* Reject all multicast. */
8548                 tg3_set_multi (tp, 0);
8549         } else {
8550                 /* Accept one or more multicast(s). */
8551                 struct dev_mc_list *mclist;
8552                 unsigned int i;
8553                 u32 mc_filter[4] = { 0, };
8554                 u32 regidx;
8555                 u32 bit;
8556                 u32 crc;
8557
8558                 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
8559                      i++, mclist = mclist->next) {
8560
8561                         crc = calc_crc (mclist->dmi_addr, ETH_ALEN);
8562                         bit = ~crc & 0x7f;
8563                         regidx = (bit & 0x60) >> 5;
8564                         bit &= 0x1f;
8565                         mc_filter[regidx] |= (1 << bit);
8566                 }
8567
8568                 tw32(MAC_HASH_REG_0, mc_filter[0]);
8569                 tw32(MAC_HASH_REG_1, mc_filter[1]);
8570                 tw32(MAC_HASH_REG_2, mc_filter[2]);
8571                 tw32(MAC_HASH_REG_3, mc_filter[3]);
8572         }
8573
8574         if (rx_mode != tp->rx_mode) {
8575                 tp->rx_mode = rx_mode;
8576                 tw32_f(MAC_RX_MODE, rx_mode);
8577                 udelay(10);
8578         }
8579 }
8580
8581 static void tg3_set_rx_mode(struct net_device *dev)
8582 {
8583         struct tg3 *tp = netdev_priv(dev);
8584
8585         if (!netif_running(dev))
8586                 return;
8587
8588         tg3_full_lock(tp, 0);
8589         __tg3_set_rx_mode(dev);
8590         tg3_full_unlock(tp);
8591 }
8592
8593 #define TG3_REGDUMP_LEN         (32 * 1024)
8594
8595 static int tg3_get_regs_len(struct net_device *dev)
8596 {
8597         return TG3_REGDUMP_LEN;
8598 }
8599
8600 static void tg3_get_regs(struct net_device *dev,
8601                 struct ethtool_regs *regs, void *_p)
8602 {
8603         u32 *p = _p;
8604         struct tg3 *tp = netdev_priv(dev);
8605         u8 *orig_p = _p;
8606         int i;
8607
8608         regs->version = 0;
8609
8610         memset(p, 0, TG3_REGDUMP_LEN);
8611
8612         if (tp->link_config.phy_is_low_power)
8613                 return;
8614
8615         tg3_full_lock(tp, 0);
8616
8617 #define __GET_REG32(reg)        (*(p)++ = tr32(reg))
8618 #define GET_REG32_LOOP(base,len)                \
8619 do {    p = (u32 *)(orig_p + (base));           \
8620         for (i = 0; i < len; i += 4)            \
8621                 __GET_REG32((base) + i);        \
8622 } while (0)
8623 #define GET_REG32_1(reg)                        \
8624 do {    p = (u32 *)(orig_p + (reg));            \
8625         __GET_REG32((reg));                     \
8626 } while (0)
8627
8628         GET_REG32_LOOP(TG3PCI_VENDOR, 0xb0);
8629         GET_REG32_LOOP(MAILBOX_INTERRUPT_0, 0x200);
8630         GET_REG32_LOOP(MAC_MODE, 0x4f0);
8631         GET_REG32_LOOP(SNDDATAI_MODE, 0xe0);
8632         GET_REG32_1(SNDDATAC_MODE);
8633         GET_REG32_LOOP(SNDBDS_MODE, 0x80);
8634         GET_REG32_LOOP(SNDBDI_MODE, 0x48);
8635         GET_REG32_1(SNDBDC_MODE);
8636         GET_REG32_LOOP(RCVLPC_MODE, 0x20);
8637         GET_REG32_LOOP(RCVLPC_SELLST_BASE, 0x15c);
8638         GET_REG32_LOOP(RCVDBDI_MODE, 0x0c);
8639         GET_REG32_LOOP(RCVDBDI_JUMBO_BD, 0x3c);
8640         GET_REG32_LOOP(RCVDBDI_BD_PROD_IDX_0, 0x44);
8641         GET_REG32_1(RCVDCC_MODE);
8642         GET_REG32_LOOP(RCVBDI_MODE, 0x20);
8643         GET_REG32_LOOP(RCVCC_MODE, 0x14);
8644         GET_REG32_LOOP(RCVLSC_MODE, 0x08);
8645         GET_REG32_1(MBFREE_MODE);
8646         GET_REG32_LOOP(HOSTCC_MODE, 0x100);
8647         GET_REG32_LOOP(MEMARB_MODE, 0x10);
8648         GET_REG32_LOOP(BUFMGR_MODE, 0x58);
8649         GET_REG32_LOOP(RDMAC_MODE, 0x08);
8650         GET_REG32_LOOP(WDMAC_MODE, 0x08);
8651         GET_REG32_1(RX_CPU_MODE);
8652         GET_REG32_1(RX_CPU_STATE);
8653         GET_REG32_1(RX_CPU_PGMCTR);
8654         GET_REG32_1(RX_CPU_HWBKPT);
8655         GET_REG32_1(TX_CPU_MODE);
8656         GET_REG32_1(TX_CPU_STATE);
8657         GET_REG32_1(TX_CPU_PGMCTR);
8658         GET_REG32_LOOP(GRCMBOX_INTERRUPT_0, 0x110);
8659         GET_REG32_LOOP(FTQ_RESET, 0x120);
8660         GET_REG32_LOOP(MSGINT_MODE, 0x0c);
8661         GET_REG32_1(DMAC_MODE);
8662         GET_REG32_LOOP(GRC_MODE, 0x4c);
8663         if (tp->tg3_flags & TG3_FLAG_NVRAM)
8664                 GET_REG32_LOOP(NVRAM_CMD, 0x24);
8665
8666 #undef __GET_REG32
8667 #undef GET_REG32_LOOP
8668 #undef GET_REG32_1
8669
8670         tg3_full_unlock(tp);
8671 }
8672
8673 static int tg3_get_eeprom_len(struct net_device *dev)
8674 {
8675         struct tg3 *tp = netdev_priv(dev);
8676
8677         return tp->nvram_size;
8678 }
8679
8680 static int tg3_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
8681 {
8682         struct tg3 *tp = netdev_priv(dev);
8683         int ret;
8684         u8  *pd;
8685         u32 i, offset, len, b_offset, b_count;
8686         __be32 val;
8687
8688         if (tp->tg3_flags3 & TG3_FLG3_NO_NVRAM)
8689                 return -EINVAL;
8690
8691         if (tp->link_config.phy_is_low_power)
8692                 return -EAGAIN;
8693
8694         offset = eeprom->offset;
8695         len = eeprom->len;
8696         eeprom->len = 0;
8697
8698         eeprom->magic = TG3_EEPROM_MAGIC;
8699
8700         if (offset & 3) {
8701                 /* adjustments to start on required 4 byte boundary */
8702                 b_offset = offset & 3;
8703                 b_count = 4 - b_offset;
8704                 if (b_count > len) {
8705                         /* i.e. offset=1 len=2 */
8706                         b_count = len;
8707                 }
8708                 ret = tg3_nvram_read_be32(tp, offset-b_offset, &val);
8709                 if (ret)
8710                         return ret;
8711                 memcpy(data, ((char*)&val) + b_offset, b_count);
8712                 len -= b_count;
8713                 offset += b_count;
8714                 eeprom->len += b_count;
8715         }
8716
8717         /* read bytes upto the last 4 byte boundary */
8718         pd = &data[eeprom->len];
8719         for (i = 0; i < (len - (len & 3)); i += 4) {
8720                 ret = tg3_nvram_read_be32(tp, offset + i, &val);
8721                 if (ret) {
8722                         eeprom->len += i;
8723                         return ret;
8724                 }
8725                 memcpy(pd + i, &val, 4);
8726         }
8727         eeprom->len += i;
8728
8729         if (len & 3) {
8730                 /* read last bytes not ending on 4 byte boundary */
8731                 pd = &data[eeprom->len];
8732                 b_count = len & 3;
8733                 b_offset = offset + len - b_count;
8734                 ret = tg3_nvram_read_be32(tp, b_offset, &val);
8735                 if (ret)
8736                         return ret;
8737                 memcpy(pd, &val, b_count);
8738                 eeprom->len += b_count;
8739         }
8740         return 0;
8741 }
8742
8743 static int tg3_nvram_write_block(struct tg3 *tp, u32 offset, u32 len, u8 *buf);
8744
8745 static int tg3_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
8746 {
8747         struct tg3 *tp = netdev_priv(dev);
8748         int ret;
8749         u32 offset, len, b_offset, odd_len;
8750         u8 *buf;
8751         __be32 start, end;
8752
8753         if (tp->link_config.phy_is_low_power)
8754                 return -EAGAIN;
8755
8756         if ((tp->tg3_flags3 & TG3_FLG3_NO_NVRAM) ||
8757             eeprom->magic != TG3_EEPROM_MAGIC)
8758                 return -EINVAL;
8759
8760         offset = eeprom->offset;
8761         len = eeprom->len;
8762
8763         if ((b_offset = (offset & 3))) {
8764                 /* adjustments to start on required 4 byte boundary */
8765                 ret = tg3_nvram_read_be32(tp, offset-b_offset, &start);
8766                 if (ret)
8767                         return ret;
8768                 len += b_offset;
8769                 offset &= ~3;
8770                 if (len < 4)
8771                         len = 4;
8772         }
8773
8774         odd_len = 0;
8775         if (len & 3) {
8776                 /* adjustments to end on required 4 byte boundary */
8777                 odd_len = 1;
8778                 len = (len + 3) & ~3;
8779                 ret = tg3_nvram_read_be32(tp, offset+len-4, &end);
8780                 if (ret)
8781                         return ret;
8782         }
8783
8784         buf = data;
8785         if (b_offset || odd_len) {
8786                 buf = kmalloc(len, GFP_KERNEL);
8787                 if (!buf)
8788                         return -ENOMEM;
8789                 if (b_offset)
8790                         memcpy(buf, &start, 4);
8791                 if (odd_len)
8792                         memcpy(buf+len-4, &end, 4);
8793                 memcpy(buf + b_offset, data, eeprom->len);
8794         }
8795
8796         ret = tg3_nvram_write_block(tp, offset, len, buf);
8797
8798         if (buf != data)
8799                 kfree(buf);
8800
8801         return ret;
8802 }
8803
8804 static int tg3_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
8805 {
8806         struct tg3 *tp = netdev_priv(dev);
8807
8808         if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB) {
8809                 if (!(tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED))
8810                         return -EAGAIN;
8811                 return phy_ethtool_gset(tp->mdio_bus->phy_map[PHY_ADDR], cmd);
8812         }
8813
8814         cmd->supported = (SUPPORTED_Autoneg);
8815
8816         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY))
8817                 cmd->supported |= (SUPPORTED_1000baseT_Half |
8818                                    SUPPORTED_1000baseT_Full);
8819
8820         if (!(tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)) {
8821                 cmd->supported |= (SUPPORTED_100baseT_Half |
8822                                   SUPPORTED_100baseT_Full |
8823                                   SUPPORTED_10baseT_Half |
8824                                   SUPPORTED_10baseT_Full |
8825                                   SUPPORTED_TP);
8826                 cmd->port = PORT_TP;
8827         } else {
8828                 cmd->supported |= SUPPORTED_FIBRE;
8829                 cmd->port = PORT_FIBRE;
8830         }
8831
8832         cmd->advertising = tp->link_config.advertising;
8833         if (netif_running(dev)) {
8834                 cmd->speed = tp->link_config.active_speed;
8835                 cmd->duplex = tp->link_config.active_duplex;
8836         }
8837         cmd->phy_address = PHY_ADDR;
8838         cmd->transceiver = XCVR_INTERNAL;
8839         cmd->autoneg = tp->link_config.autoneg;
8840         cmd->maxtxpkt = 0;
8841         cmd->maxrxpkt = 0;
8842         return 0;
8843 }
8844
8845 static int tg3_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
8846 {
8847         struct tg3 *tp = netdev_priv(dev);
8848
8849         if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB) {
8850                 if (!(tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED))
8851                         return -EAGAIN;
8852                 return phy_ethtool_sset(tp->mdio_bus->phy_map[PHY_ADDR], cmd);
8853         }
8854
8855         if (cmd->autoneg != AUTONEG_ENABLE &&
8856             cmd->autoneg != AUTONEG_DISABLE)
8857                 return -EINVAL;
8858
8859         if (cmd->autoneg == AUTONEG_DISABLE &&
8860             cmd->duplex != DUPLEX_FULL &&
8861             cmd->duplex != DUPLEX_HALF)
8862                 return -EINVAL;
8863
8864         if (cmd->autoneg == AUTONEG_ENABLE) {
8865                 u32 mask = ADVERTISED_Autoneg |
8866                            ADVERTISED_Pause |
8867                            ADVERTISED_Asym_Pause;
8868
8869                 if (!(tp->tg3_flags2 & TG3_FLAG_10_100_ONLY))
8870                         mask |= ADVERTISED_1000baseT_Half |
8871                                 ADVERTISED_1000baseT_Full;
8872
8873                 if (!(tp->tg3_flags2 & TG3_FLG2_ANY_SERDES))
8874                         mask |= ADVERTISED_100baseT_Half |
8875                                 ADVERTISED_100baseT_Full |
8876                                 ADVERTISED_10baseT_Half |
8877                                 ADVERTISED_10baseT_Full |
8878                                 ADVERTISED_TP;
8879                 else
8880                         mask |= ADVERTISED_FIBRE;
8881
8882                 if (cmd->advertising & ~mask)
8883                         return -EINVAL;
8884
8885                 mask &= (ADVERTISED_1000baseT_Half |
8886                          ADVERTISED_1000baseT_Full |
8887                          ADVERTISED_100baseT_Half |
8888                          ADVERTISED_100baseT_Full |
8889                          ADVERTISED_10baseT_Half |
8890                          ADVERTISED_10baseT_Full);
8891
8892                 cmd->advertising &= mask;
8893         } else {
8894                 if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES) {
8895                         if (cmd->speed != SPEED_1000)
8896                                 return -EINVAL;
8897
8898                         if (cmd->duplex != DUPLEX_FULL)
8899                                 return -EINVAL;
8900                 } else {
8901                         if (cmd->speed != SPEED_100 &&
8902                             cmd->speed != SPEED_10)
8903                                 return -EINVAL;
8904                 }
8905         }
8906
8907         tg3_full_lock(tp, 0);
8908
8909         tp->link_config.autoneg = cmd->autoneg;
8910         if (cmd->autoneg == AUTONEG_ENABLE) {
8911                 tp->link_config.advertising = (cmd->advertising |
8912                                               ADVERTISED_Autoneg);
8913                 tp->link_config.speed = SPEED_INVALID;
8914                 tp->link_config.duplex = DUPLEX_INVALID;
8915         } else {
8916                 tp->link_config.advertising = 0;
8917                 tp->link_config.speed = cmd->speed;
8918                 tp->link_config.duplex = cmd->duplex;
8919         }
8920
8921         tp->link_config.orig_speed = tp->link_config.speed;
8922         tp->link_config.orig_duplex = tp->link_config.duplex;
8923         tp->link_config.orig_autoneg = tp->link_config.autoneg;
8924
8925         if (netif_running(dev))
8926                 tg3_setup_phy(tp, 1);
8927
8928         tg3_full_unlock(tp);
8929
8930         return 0;
8931 }
8932
8933 static void tg3_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
8934 {
8935         struct tg3 *tp = netdev_priv(dev);
8936
8937         strcpy(info->driver, DRV_MODULE_NAME);
8938         strcpy(info->version, DRV_MODULE_VERSION);
8939         strcpy(info->fw_version, tp->fw_ver);
8940         strcpy(info->bus_info, pci_name(tp->pdev));
8941 }
8942
8943 static void tg3_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
8944 {
8945         struct tg3 *tp = netdev_priv(dev);
8946
8947         if ((tp->tg3_flags & TG3_FLAG_WOL_CAP) &&
8948             device_can_wakeup(&tp->pdev->dev))
8949                 wol->supported = WAKE_MAGIC;
8950         else
8951                 wol->supported = 0;
8952         wol->wolopts = 0;
8953         if ((tp->tg3_flags & TG3_FLAG_WOL_ENABLE) &&
8954             device_can_wakeup(&tp->pdev->dev))
8955                 wol->wolopts = WAKE_MAGIC;
8956         memset(&wol->sopass, 0, sizeof(wol->sopass));
8957 }
8958
8959 static int tg3_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
8960 {
8961         struct tg3 *tp = netdev_priv(dev);
8962         struct device *dp = &tp->pdev->dev;
8963
8964         if (wol->wolopts & ~WAKE_MAGIC)
8965                 return -EINVAL;
8966         if ((wol->wolopts & WAKE_MAGIC) &&
8967             !((tp->tg3_flags & TG3_FLAG_WOL_CAP) && device_can_wakeup(dp)))
8968                 return -EINVAL;
8969
8970         spin_lock_bh(&tp->lock);
8971         if (wol->wolopts & WAKE_MAGIC) {
8972                 tp->tg3_flags |= TG3_FLAG_WOL_ENABLE;
8973                 device_set_wakeup_enable(dp, true);
8974         } else {
8975                 tp->tg3_flags &= ~TG3_FLAG_WOL_ENABLE;
8976                 device_set_wakeup_enable(dp, false);
8977         }
8978         spin_unlock_bh(&tp->lock);
8979
8980         return 0;
8981 }
8982
8983 static u32 tg3_get_msglevel(struct net_device *dev)
8984 {
8985         struct tg3 *tp = netdev_priv(dev);
8986         return tp->msg_enable;
8987 }
8988
8989 static void tg3_set_msglevel(struct net_device *dev, u32 value)
8990 {
8991         struct tg3 *tp = netdev_priv(dev);
8992         tp->msg_enable = value;
8993 }
8994
8995 static int tg3_set_tso(struct net_device *dev, u32 value)
8996 {
8997         struct tg3 *tp = netdev_priv(dev);
8998
8999         if (!(tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE)) {
9000                 if (value)
9001                         return -EINVAL;
9002                 return 0;
9003         }
9004         if ((dev->features & NETIF_F_IPV6_CSUM) &&
9005             (tp->tg3_flags2 & TG3_FLG2_HW_TSO_2)) {
9006                 if (value) {
9007                         dev->features |= NETIF_F_TSO6;
9008                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5761 ||
9009                             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 &&
9010                              GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5784_AX) ||
9011                             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785 ||
9012                             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780)
9013                                 dev->features |= NETIF_F_TSO_ECN;
9014                 } else
9015                         dev->features &= ~(NETIF_F_TSO6 | NETIF_F_TSO_ECN);
9016         }
9017         return ethtool_op_set_tso(dev, value);
9018 }
9019
9020 static int tg3_nway_reset(struct net_device *dev)
9021 {
9022         struct tg3 *tp = netdev_priv(dev);
9023         int r;
9024
9025         if (!netif_running(dev))
9026                 return -EAGAIN;
9027
9028         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
9029                 return -EINVAL;
9030
9031         if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB) {
9032                 if (!(tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED))
9033                         return -EAGAIN;
9034                 r = phy_start_aneg(tp->mdio_bus->phy_map[PHY_ADDR]);
9035         } else {
9036                 u32 bmcr;
9037
9038                 spin_lock_bh(&tp->lock);
9039                 r = -EINVAL;
9040                 tg3_readphy(tp, MII_BMCR, &bmcr);
9041                 if (!tg3_readphy(tp, MII_BMCR, &bmcr) &&
9042                     ((bmcr & BMCR_ANENABLE) ||
9043                      (tp->tg3_flags2 & TG3_FLG2_PARALLEL_DETECT))) {
9044                         tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANRESTART |
9045                                                    BMCR_ANENABLE);
9046                         r = 0;
9047                 }
9048                 spin_unlock_bh(&tp->lock);
9049         }
9050
9051         return r;
9052 }
9053
9054 static void tg3_get_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
9055 {
9056         struct tg3 *tp = netdev_priv(dev);
9057
9058         ering->rx_max_pending = TG3_RX_RING_SIZE - 1;
9059         ering->rx_mini_max_pending = 0;
9060         if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE)
9061                 ering->rx_jumbo_max_pending = TG3_RX_JUMBO_RING_SIZE - 1;
9062         else
9063                 ering->rx_jumbo_max_pending = 0;
9064
9065         ering->tx_max_pending = TG3_TX_RING_SIZE - 1;
9066
9067         ering->rx_pending = tp->rx_pending;
9068         ering->rx_mini_pending = 0;
9069         if (tp->tg3_flags & TG3_FLAG_JUMBO_RING_ENABLE)
9070                 ering->rx_jumbo_pending = tp->rx_jumbo_pending;
9071         else
9072                 ering->rx_jumbo_pending = 0;
9073
9074         ering->tx_pending = tp->tx_pending;
9075 }
9076
9077 static int tg3_set_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
9078 {
9079         struct tg3 *tp = netdev_priv(dev);
9080         int irq_sync = 0, err = 0;
9081
9082         if ((ering->rx_pending > TG3_RX_RING_SIZE - 1) ||
9083             (ering->rx_jumbo_pending > TG3_RX_JUMBO_RING_SIZE - 1) ||
9084             (ering->tx_pending > TG3_TX_RING_SIZE - 1) ||
9085             (ering->tx_pending <= MAX_SKB_FRAGS) ||
9086             ((tp->tg3_flags2 & TG3_FLG2_TSO_BUG) &&
9087              (ering->tx_pending <= (MAX_SKB_FRAGS * 3))))
9088                 return -EINVAL;
9089
9090         if (netif_running(dev)) {
9091                 tg3_phy_stop(tp);
9092                 tg3_netif_stop(tp);
9093                 irq_sync = 1;
9094         }
9095
9096         tg3_full_lock(tp, irq_sync);
9097
9098         tp->rx_pending = ering->rx_pending;
9099
9100         if ((tp->tg3_flags2 & TG3_FLG2_MAX_RXPEND_64) &&
9101             tp->rx_pending > 63)
9102                 tp->rx_pending = 63;
9103         tp->rx_jumbo_pending = ering->rx_jumbo_pending;
9104         tp->tx_pending = ering->tx_pending;
9105
9106         if (netif_running(dev)) {
9107                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
9108                 err = tg3_restart_hw(tp, 1);
9109                 if (!err)
9110                         tg3_netif_start(tp);
9111         }
9112
9113         tg3_full_unlock(tp);
9114
9115         if (irq_sync && !err)
9116                 tg3_phy_start(tp);
9117
9118         return err;
9119 }
9120
9121 static void tg3_get_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
9122 {
9123         struct tg3 *tp = netdev_priv(dev);
9124
9125         epause->autoneg = (tp->tg3_flags & TG3_FLAG_PAUSE_AUTONEG) != 0;
9126
9127         if (tp->link_config.active_flowctrl & FLOW_CTRL_RX)
9128                 epause->rx_pause = 1;
9129         else
9130                 epause->rx_pause = 0;
9131
9132         if (tp->link_config.active_flowctrl & FLOW_CTRL_TX)
9133                 epause->tx_pause = 1;
9134         else
9135                 epause->tx_pause = 0;
9136 }
9137
9138 static int tg3_set_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
9139 {
9140         struct tg3 *tp = netdev_priv(dev);
9141         int err = 0;
9142
9143         if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB) {
9144                 if (!(tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED))
9145                         return -EAGAIN;
9146
9147                 if (epause->autoneg) {
9148                         u32 newadv;
9149                         struct phy_device *phydev;
9150
9151                         phydev = tp->mdio_bus->phy_map[PHY_ADDR];
9152
9153                         if (epause->rx_pause) {
9154                                 if (epause->tx_pause)
9155                                         newadv = ADVERTISED_Pause;
9156                                 else
9157                                         newadv = ADVERTISED_Pause |
9158                                                  ADVERTISED_Asym_Pause;
9159                         } else if (epause->tx_pause) {
9160                                 newadv = ADVERTISED_Asym_Pause;
9161                         } else
9162                                 newadv = 0;
9163
9164                         if (tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED) {
9165                                 u32 oldadv = phydev->advertising &
9166                                              (ADVERTISED_Pause |
9167                                               ADVERTISED_Asym_Pause);
9168                                 if (oldadv != newadv) {
9169                                         phydev->advertising &=
9170                                                 ~(ADVERTISED_Pause |
9171                                                   ADVERTISED_Asym_Pause);
9172                                         phydev->advertising |= newadv;
9173                                         err = phy_start_aneg(phydev);
9174                                 }
9175                         } else {
9176                                 tp->link_config.advertising &=
9177                                                 ~(ADVERTISED_Pause |
9178                                                   ADVERTISED_Asym_Pause);
9179                                 tp->link_config.advertising |= newadv;
9180                         }
9181                 } else {
9182                         if (epause->rx_pause)
9183                                 tp->link_config.flowctrl |= FLOW_CTRL_RX;
9184                         else
9185                                 tp->link_config.flowctrl &= ~FLOW_CTRL_RX;
9186
9187                         if (epause->tx_pause)
9188                                 tp->link_config.flowctrl |= FLOW_CTRL_TX;
9189                         else
9190                                 tp->link_config.flowctrl &= ~FLOW_CTRL_TX;
9191
9192                         if (netif_running(dev))
9193                                 tg3_setup_flow_control(tp, 0, 0);
9194                 }
9195         } else {
9196                 int irq_sync = 0;
9197
9198                 if (netif_running(dev)) {
9199                         tg3_netif_stop(tp);
9200                         irq_sync = 1;
9201                 }
9202
9203                 tg3_full_lock(tp, irq_sync);
9204
9205                 if (epause->autoneg)
9206                         tp->tg3_flags |= TG3_FLAG_PAUSE_AUTONEG;
9207                 else
9208                         tp->tg3_flags &= ~TG3_FLAG_PAUSE_AUTONEG;
9209                 if (epause->rx_pause)
9210                         tp->link_config.flowctrl |= FLOW_CTRL_RX;
9211                 else
9212                         tp->link_config.flowctrl &= ~FLOW_CTRL_RX;
9213                 if (epause->tx_pause)
9214                         tp->link_config.flowctrl |= FLOW_CTRL_TX;
9215                 else
9216                         tp->link_config.flowctrl &= ~FLOW_CTRL_TX;
9217
9218                 if (netif_running(dev)) {
9219                         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
9220                         err = tg3_restart_hw(tp, 1);
9221                         if (!err)
9222                                 tg3_netif_start(tp);
9223                 }
9224
9225                 tg3_full_unlock(tp);
9226         }
9227
9228         return err;
9229 }
9230
9231 static u32 tg3_get_rx_csum(struct net_device *dev)
9232 {
9233         struct tg3 *tp = netdev_priv(dev);
9234         return (tp->tg3_flags & TG3_FLAG_RX_CHECKSUMS) != 0;
9235 }
9236
9237 static int tg3_set_rx_csum(struct net_device *dev, u32 data)
9238 {
9239         struct tg3 *tp = netdev_priv(dev);
9240
9241         if (tp->tg3_flags & TG3_FLAG_BROKEN_CHECKSUMS) {
9242                 if (data != 0)
9243                         return -EINVAL;
9244                 return 0;
9245         }
9246
9247         spin_lock_bh(&tp->lock);
9248         if (data)
9249                 tp->tg3_flags |= TG3_FLAG_RX_CHECKSUMS;
9250         else
9251                 tp->tg3_flags &= ~TG3_FLAG_RX_CHECKSUMS;
9252         spin_unlock_bh(&tp->lock);
9253
9254         return 0;
9255 }
9256
9257 static int tg3_set_tx_csum(struct net_device *dev, u32 data)
9258 {
9259         struct tg3 *tp = netdev_priv(dev);
9260
9261         if (tp->tg3_flags & TG3_FLAG_BROKEN_CHECKSUMS) {
9262                 if (data != 0)
9263                         return -EINVAL;
9264                 return 0;
9265         }
9266
9267         if (tp->tg3_flags3 & TG3_FLG3_5755_PLUS)
9268                 ethtool_op_set_tx_ipv6_csum(dev, data);
9269         else
9270                 ethtool_op_set_tx_csum(dev, data);
9271
9272         return 0;
9273 }
9274
9275 static int tg3_get_sset_count (struct net_device *dev, int sset)
9276 {
9277         switch (sset) {
9278         case ETH_SS_TEST:
9279                 return TG3_NUM_TEST;
9280         case ETH_SS_STATS:
9281                 return TG3_NUM_STATS;
9282         default:
9283                 return -EOPNOTSUPP;
9284         }
9285 }
9286
9287 static void tg3_get_strings (struct net_device *dev, u32 stringset, u8 *buf)
9288 {
9289         switch (stringset) {
9290         case ETH_SS_STATS:
9291                 memcpy(buf, &ethtool_stats_keys, sizeof(ethtool_stats_keys));
9292                 break;
9293         case ETH_SS_TEST:
9294                 memcpy(buf, &ethtool_test_keys, sizeof(ethtool_test_keys));
9295                 break;
9296         default:
9297                 WARN_ON(1);     /* we need a WARN() */
9298                 break;
9299         }
9300 }
9301
9302 static int tg3_phys_id(struct net_device *dev, u32 data)
9303 {
9304         struct tg3 *tp = netdev_priv(dev);
9305         int i;
9306
9307         if (!netif_running(tp->dev))
9308                 return -EAGAIN;
9309
9310         if (data == 0)
9311                 data = UINT_MAX / 2;
9312
9313         for (i = 0; i < (data * 2); i++) {
9314                 if ((i % 2) == 0)
9315                         tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
9316                                            LED_CTRL_1000MBPS_ON |
9317                                            LED_CTRL_100MBPS_ON |
9318                                            LED_CTRL_10MBPS_ON |
9319                                            LED_CTRL_TRAFFIC_OVERRIDE |
9320                                            LED_CTRL_TRAFFIC_BLINK |
9321                                            LED_CTRL_TRAFFIC_LED);
9322
9323                 else
9324                         tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
9325                                            LED_CTRL_TRAFFIC_OVERRIDE);
9326
9327                 if (msleep_interruptible(500))
9328                         break;
9329         }
9330         tw32(MAC_LED_CTRL, tp->led_ctrl);
9331         return 0;
9332 }
9333
9334 static void tg3_get_ethtool_stats (struct net_device *dev,
9335                                    struct ethtool_stats *estats, u64 *tmp_stats)
9336 {
9337         struct tg3 *tp = netdev_priv(dev);
9338         memcpy(tmp_stats, tg3_get_estats(tp), sizeof(tp->estats));
9339 }
9340
9341 #define NVRAM_TEST_SIZE 0x100
9342 #define NVRAM_SELFBOOT_FORMAT1_0_SIZE   0x14
9343 #define NVRAM_SELFBOOT_FORMAT1_2_SIZE   0x18
9344 #define NVRAM_SELFBOOT_FORMAT1_3_SIZE   0x1c
9345 #define NVRAM_SELFBOOT_HW_SIZE 0x20
9346 #define NVRAM_SELFBOOT_DATA_SIZE 0x1c
9347
9348 static int tg3_test_nvram(struct tg3 *tp)
9349 {
9350         u32 csum, magic;
9351         __be32 *buf;
9352         int i, j, k, err = 0, size;
9353
9354         if (tp->tg3_flags3 & TG3_FLG3_NO_NVRAM)
9355                 return 0;
9356
9357         if (tg3_nvram_read(tp, 0, &magic) != 0)
9358                 return -EIO;
9359
9360         if (magic == TG3_EEPROM_MAGIC)
9361                 size = NVRAM_TEST_SIZE;
9362         else if ((magic & TG3_EEPROM_MAGIC_FW_MSK) == TG3_EEPROM_MAGIC_FW) {
9363                 if ((magic & TG3_EEPROM_SB_FORMAT_MASK) ==
9364                     TG3_EEPROM_SB_FORMAT_1) {
9365                         switch (magic & TG3_EEPROM_SB_REVISION_MASK) {
9366                         case TG3_EEPROM_SB_REVISION_0:
9367                                 size = NVRAM_SELFBOOT_FORMAT1_0_SIZE;
9368                                 break;
9369                         case TG3_EEPROM_SB_REVISION_2:
9370                                 size = NVRAM_SELFBOOT_FORMAT1_2_SIZE;
9371                                 break;
9372                         case TG3_EEPROM_SB_REVISION_3:
9373                                 size = NVRAM_SELFBOOT_FORMAT1_3_SIZE;
9374                                 break;
9375                         default:
9376                                 return 0;
9377                         }
9378                 } else
9379                         return 0;
9380         } else if ((magic & TG3_EEPROM_MAGIC_HW_MSK) == TG3_EEPROM_MAGIC_HW)
9381                 size = NVRAM_SELFBOOT_HW_SIZE;
9382         else
9383                 return -EIO;
9384
9385         buf = kmalloc(size, GFP_KERNEL);
9386         if (buf == NULL)
9387                 return -ENOMEM;
9388
9389         err = -EIO;
9390         for (i = 0, j = 0; i < size; i += 4, j++) {
9391                 err = tg3_nvram_read_be32(tp, i, &buf[j]);
9392                 if (err)
9393                         break;
9394         }
9395         if (i < size)
9396                 goto out;
9397
9398         /* Selfboot format */
9399         magic = be32_to_cpu(buf[0]);
9400         if ((magic & TG3_EEPROM_MAGIC_FW_MSK) ==
9401             TG3_EEPROM_MAGIC_FW) {
9402                 u8 *buf8 = (u8 *) buf, csum8 = 0;
9403
9404                 if ((magic & TG3_EEPROM_SB_REVISION_MASK) ==
9405                     TG3_EEPROM_SB_REVISION_2) {
9406                         /* For rev 2, the csum doesn't include the MBA. */
9407                         for (i = 0; i < TG3_EEPROM_SB_F1R2_MBA_OFF; i++)
9408                                 csum8 += buf8[i];
9409                         for (i = TG3_EEPROM_SB_F1R2_MBA_OFF + 4; i < size; i++)
9410                                 csum8 += buf8[i];
9411                 } else {
9412                         for (i = 0; i < size; i++)
9413                                 csum8 += buf8[i];
9414                 }
9415
9416                 if (csum8 == 0) {
9417                         err = 0;
9418                         goto out;
9419                 }
9420
9421                 err = -EIO;
9422                 goto out;
9423         }
9424
9425         if ((magic & TG3_EEPROM_MAGIC_HW_MSK) ==
9426             TG3_EEPROM_MAGIC_HW) {
9427                 u8 data[NVRAM_SELFBOOT_DATA_SIZE];
9428                 u8 parity[NVRAM_SELFBOOT_DATA_SIZE];
9429                 u8 *buf8 = (u8 *) buf;
9430
9431                 /* Separate the parity bits and the data bytes.  */
9432                 for (i = 0, j = 0, k = 0; i < NVRAM_SELFBOOT_HW_SIZE; i++) {
9433                         if ((i == 0) || (i == 8)) {
9434                                 int l;
9435                                 u8 msk;
9436
9437                                 for (l = 0, msk = 0x80; l < 7; l++, msk >>= 1)
9438                                         parity[k++] = buf8[i] & msk;
9439                                 i++;
9440                         }
9441                         else if (i == 16) {
9442                                 int l;
9443                                 u8 msk;
9444
9445                                 for (l = 0, msk = 0x20; l < 6; l++, msk >>= 1)
9446                                         parity[k++] = buf8[i] & msk;
9447                                 i++;
9448
9449                                 for (l = 0, msk = 0x80; l < 8; l++, msk >>= 1)
9450                                         parity[k++] = buf8[i] & msk;
9451                                 i++;
9452                         }
9453                         data[j++] = buf8[i];
9454                 }
9455
9456                 err = -EIO;
9457                 for (i = 0; i < NVRAM_SELFBOOT_DATA_SIZE; i++) {
9458                         u8 hw8 = hweight8(data[i]);
9459
9460                         if ((hw8 & 0x1) && parity[i])
9461                                 goto out;
9462                         else if (!(hw8 & 0x1) && !parity[i])
9463                                 goto out;
9464                 }
9465                 err = 0;
9466                 goto out;
9467         }
9468
9469         /* Bootstrap checksum at offset 0x10 */
9470         csum = calc_crc((unsigned char *) buf, 0x10);
9471         if (csum != be32_to_cpu(buf[0x10/4]))
9472                 goto out;
9473
9474         /* Manufacturing block starts at offset 0x74, checksum at 0xfc */
9475         csum = calc_crc((unsigned char *) &buf[0x74/4], 0x88);
9476         if (csum != be32_to_cpu(buf[0xfc/4]))
9477                 goto out;
9478
9479         err = 0;
9480
9481 out:
9482         kfree(buf);
9483         return err;
9484 }
9485
9486 #define TG3_SERDES_TIMEOUT_SEC  2
9487 #define TG3_COPPER_TIMEOUT_SEC  6
9488
9489 static int tg3_test_link(struct tg3 *tp)
9490 {
9491         int i, max;
9492
9493         if (!netif_running(tp->dev))
9494                 return -ENODEV;
9495
9496         if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)
9497                 max = TG3_SERDES_TIMEOUT_SEC;
9498         else
9499                 max = TG3_COPPER_TIMEOUT_SEC;
9500
9501         for (i = 0; i < max; i++) {
9502                 if (netif_carrier_ok(tp->dev))
9503                         return 0;
9504
9505                 if (msleep_interruptible(1000))
9506                         break;
9507         }
9508
9509         return -EIO;
9510 }
9511
9512 /* Only test the commonly used registers */
9513 static int tg3_test_registers(struct tg3 *tp)
9514 {
9515         int i, is_5705, is_5750;
9516         u32 offset, read_mask, write_mask, val, save_val, read_val;
9517         static struct {
9518                 u16 offset;
9519                 u16 flags;
9520 #define TG3_FL_5705     0x1
9521 #define TG3_FL_NOT_5705 0x2
9522 #define TG3_FL_NOT_5788 0x4
9523 #define TG3_FL_NOT_5750 0x8
9524                 u32 read_mask;
9525                 u32 write_mask;
9526         } reg_tbl[] = {
9527                 /* MAC Control Registers */
9528                 { MAC_MODE, TG3_FL_NOT_5705,
9529                         0x00000000, 0x00ef6f8c },
9530                 { MAC_MODE, TG3_FL_5705,
9531                         0x00000000, 0x01ef6b8c },
9532                 { MAC_STATUS, TG3_FL_NOT_5705,
9533                         0x03800107, 0x00000000 },
9534                 { MAC_STATUS, TG3_FL_5705,
9535                         0x03800100, 0x00000000 },
9536                 { MAC_ADDR_0_HIGH, 0x0000,
9537                         0x00000000, 0x0000ffff },
9538                 { MAC_ADDR_0_LOW, 0x0000,
9539                         0x00000000, 0xffffffff },
9540                 { MAC_RX_MTU_SIZE, 0x0000,
9541                         0x00000000, 0x0000ffff },
9542                 { MAC_TX_MODE, 0x0000,
9543                         0x00000000, 0x00000070 },
9544                 { MAC_TX_LENGTHS, 0x0000,
9545                         0x00000000, 0x00003fff },
9546                 { MAC_RX_MODE, TG3_FL_NOT_5705,
9547                         0x00000000, 0x000007fc },
9548                 { MAC_RX_MODE, TG3_FL_5705,
9549                         0x00000000, 0x000007dc },
9550                 { MAC_HASH_REG_0, 0x0000,
9551                         0x00000000, 0xffffffff },
9552                 { MAC_HASH_REG_1, 0x0000,
9553                         0x00000000, 0xffffffff },
9554                 { MAC_HASH_REG_2, 0x0000,
9555                         0x00000000, 0xffffffff },
9556                 { MAC_HASH_REG_3, 0x0000,
9557                         0x00000000, 0xffffffff },
9558
9559                 /* Receive Data and Receive BD Initiator Control Registers. */
9560                 { RCVDBDI_JUMBO_BD+0, TG3_FL_NOT_5705,
9561                         0x00000000, 0xffffffff },
9562                 { RCVDBDI_JUMBO_BD+4, TG3_FL_NOT_5705,
9563                         0x00000000, 0xffffffff },
9564                 { RCVDBDI_JUMBO_BD+8, TG3_FL_NOT_5705,
9565                         0x00000000, 0x00000003 },
9566                 { RCVDBDI_JUMBO_BD+0xc, TG3_FL_NOT_5705,
9567                         0x00000000, 0xffffffff },
9568                 { RCVDBDI_STD_BD+0, 0x0000,
9569                         0x00000000, 0xffffffff },
9570                 { RCVDBDI_STD_BD+4, 0x0000,
9571                         0x00000000, 0xffffffff },
9572                 { RCVDBDI_STD_BD+8, 0x0000,
9573                         0x00000000, 0xffff0002 },
9574                 { RCVDBDI_STD_BD+0xc, 0x0000,
9575                         0x00000000, 0xffffffff },
9576
9577                 /* Receive BD Initiator Control Registers. */
9578                 { RCVBDI_STD_THRESH, TG3_FL_NOT_5705,
9579                         0x00000000, 0xffffffff },
9580                 { RCVBDI_STD_THRESH, TG3_FL_5705,
9581                         0x00000000, 0x000003ff },
9582                 { RCVBDI_JUMBO_THRESH, TG3_FL_NOT_5705,
9583                         0x00000000, 0xffffffff },
9584
9585                 /* Host Coalescing Control Registers. */
9586                 { HOSTCC_MODE, TG3_FL_NOT_5705,
9587                         0x00000000, 0x00000004 },
9588                 { HOSTCC_MODE, TG3_FL_5705,
9589                         0x00000000, 0x000000f6 },
9590                 { HOSTCC_RXCOL_TICKS, TG3_FL_NOT_5705,
9591                         0x00000000, 0xffffffff },
9592                 { HOSTCC_RXCOL_TICKS, TG3_FL_5705,
9593                         0x00000000, 0x000003ff },
9594                 { HOSTCC_TXCOL_TICKS, TG3_FL_NOT_5705,
9595                         0x00000000, 0xffffffff },
9596                 { HOSTCC_TXCOL_TICKS, TG3_FL_5705,
9597                         0x00000000, 0x000003ff },
9598                 { HOSTCC_RXMAX_FRAMES, TG3_FL_NOT_5705,
9599                         0x00000000, 0xffffffff },
9600                 { HOSTCC_RXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
9601                         0x00000000, 0x000000ff },
9602                 { HOSTCC_TXMAX_FRAMES, TG3_FL_NOT_5705,
9603                         0x00000000, 0xffffffff },
9604                 { HOSTCC_TXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
9605                         0x00000000, 0x000000ff },
9606                 { HOSTCC_RXCOAL_TICK_INT, TG3_FL_NOT_5705,
9607                         0x00000000, 0xffffffff },
9608                 { HOSTCC_TXCOAL_TICK_INT, TG3_FL_NOT_5705,
9609                         0x00000000, 0xffffffff },
9610                 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_NOT_5705,
9611                         0x00000000, 0xffffffff },
9612                 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
9613                         0x00000000, 0x000000ff },
9614                 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_NOT_5705,
9615                         0x00000000, 0xffffffff },
9616                 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
9617                         0x00000000, 0x000000ff },
9618                 { HOSTCC_STAT_COAL_TICKS, TG3_FL_NOT_5705,
9619                         0x00000000, 0xffffffff },
9620                 { HOSTCC_STATS_BLK_HOST_ADDR, TG3_FL_NOT_5705,
9621                         0x00000000, 0xffffffff },
9622                 { HOSTCC_STATS_BLK_HOST_ADDR+4, TG3_FL_NOT_5705,
9623                         0x00000000, 0xffffffff },
9624                 { HOSTCC_STATUS_BLK_HOST_ADDR, 0x0000,
9625                         0x00000000, 0xffffffff },
9626                 { HOSTCC_STATUS_BLK_HOST_ADDR+4, 0x0000,
9627                         0x00000000, 0xffffffff },
9628                 { HOSTCC_STATS_BLK_NIC_ADDR, 0x0000,
9629                         0xffffffff, 0x00000000 },
9630                 { HOSTCC_STATUS_BLK_NIC_ADDR, 0x0000,
9631                         0xffffffff, 0x00000000 },
9632
9633                 /* Buffer Manager Control Registers. */
9634                 { BUFMGR_MB_POOL_ADDR, TG3_FL_NOT_5750,
9635                         0x00000000, 0x007fff80 },
9636                 { BUFMGR_MB_POOL_SIZE, TG3_FL_NOT_5750,
9637                         0x00000000, 0x007fffff },
9638                 { BUFMGR_MB_RDMA_LOW_WATER, 0x0000,
9639                         0x00000000, 0x0000003f },
9640                 { BUFMGR_MB_MACRX_LOW_WATER, 0x0000,
9641                         0x00000000, 0x000001ff },
9642                 { BUFMGR_MB_HIGH_WATER, 0x0000,
9643                         0x00000000, 0x000001ff },
9644                 { BUFMGR_DMA_DESC_POOL_ADDR, TG3_FL_NOT_5705,
9645                         0xffffffff, 0x00000000 },
9646                 { BUFMGR_DMA_DESC_POOL_SIZE, TG3_FL_NOT_5705,
9647                         0xffffffff, 0x00000000 },
9648
9649                 /* Mailbox Registers */
9650                 { GRCMBOX_RCVSTD_PROD_IDX+4, 0x0000,
9651                         0x00000000, 0x000001ff },
9652                 { GRCMBOX_RCVJUMBO_PROD_IDX+4, TG3_FL_NOT_5705,
9653                         0x00000000, 0x000001ff },
9654                 { GRCMBOX_RCVRET_CON_IDX_0+4, 0x0000,
9655                         0x00000000, 0x000007ff },
9656                 { GRCMBOX_SNDHOST_PROD_IDX_0+4, 0x0000,
9657                         0x00000000, 0x000001ff },
9658
9659                 { 0xffff, 0x0000, 0x00000000, 0x00000000 },
9660         };
9661
9662         is_5705 = is_5750 = 0;
9663         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
9664                 is_5705 = 1;
9665                 if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
9666                         is_5750 = 1;
9667         }
9668
9669         for (i = 0; reg_tbl[i].offset != 0xffff; i++) {
9670                 if (is_5705 && (reg_tbl[i].flags & TG3_FL_NOT_5705))
9671                         continue;
9672
9673                 if (!is_5705 && (reg_tbl[i].flags & TG3_FL_5705))
9674                         continue;
9675
9676                 if ((tp->tg3_flags2 & TG3_FLG2_IS_5788) &&
9677                     (reg_tbl[i].flags & TG3_FL_NOT_5788))
9678                         continue;
9679
9680                 if (is_5750 && (reg_tbl[i].flags & TG3_FL_NOT_5750))
9681                         continue;
9682
9683                 offset = (u32) reg_tbl[i].offset;
9684                 read_mask = reg_tbl[i].read_mask;
9685                 write_mask = reg_tbl[i].write_mask;
9686
9687                 /* Save the original register content */
9688                 save_val = tr32(offset);
9689
9690                 /* Determine the read-only value. */
9691                 read_val = save_val & read_mask;
9692
9693                 /* Write zero to the register, then make sure the read-only bits
9694                  * are not changed and the read/write bits are all zeros.
9695                  */
9696                 tw32(offset, 0);
9697
9698                 val = tr32(offset);
9699
9700                 /* Test the read-only and read/write bits. */
9701                 if (((val & read_mask) != read_val) || (val & write_mask))
9702                         goto out;
9703
9704                 /* Write ones to all the bits defined by RdMask and WrMask, then
9705                  * make sure the read-only bits are not changed and the
9706                  * read/write bits are all ones.
9707                  */
9708                 tw32(offset, read_mask | write_mask);
9709
9710                 val = tr32(offset);
9711
9712                 /* Test the read-only bits. */
9713                 if ((val & read_mask) != read_val)
9714                         goto out;
9715
9716                 /* Test the read/write bits. */
9717                 if ((val & write_mask) != write_mask)
9718                         goto out;
9719
9720                 tw32(offset, save_val);
9721         }
9722
9723         return 0;
9724
9725 out:
9726         if (netif_msg_hw(tp))
9727                 printk(KERN_ERR PFX "Register test failed at offset %x\n",
9728                        offset);
9729         tw32(offset, save_val);
9730         return -EIO;
9731 }
9732
9733 static int tg3_do_mem_test(struct tg3 *tp, u32 offset, u32 len)
9734 {
9735         static const u32 test_pattern[] = { 0x00000000, 0xffffffff, 0xaa55a55a };
9736         int i;
9737         u32 j;
9738
9739         for (i = 0; i < ARRAY_SIZE(test_pattern); i++) {
9740                 for (j = 0; j < len; j += 4) {
9741                         u32 val;
9742
9743                         tg3_write_mem(tp, offset + j, test_pattern[i]);
9744                         tg3_read_mem(tp, offset + j, &val);
9745                         if (val != test_pattern[i])
9746                                 return -EIO;
9747                 }
9748         }
9749         return 0;
9750 }
9751
9752 static int tg3_test_memory(struct tg3 *tp)
9753 {
9754         static struct mem_entry {
9755                 u32 offset;
9756                 u32 len;
9757         } mem_tbl_570x[] = {
9758                 { 0x00000000, 0x00b50},
9759                 { 0x00002000, 0x1c000},
9760                 { 0xffffffff, 0x00000}
9761         }, mem_tbl_5705[] = {
9762                 { 0x00000100, 0x0000c},
9763                 { 0x00000200, 0x00008},
9764                 { 0x00004000, 0x00800},
9765                 { 0x00006000, 0x01000},
9766                 { 0x00008000, 0x02000},
9767                 { 0x00010000, 0x0e000},
9768                 { 0xffffffff, 0x00000}
9769         }, mem_tbl_5755[] = {
9770                 { 0x00000200, 0x00008},
9771                 { 0x00004000, 0x00800},
9772                 { 0x00006000, 0x00800},
9773                 { 0x00008000, 0x02000},
9774                 { 0x00010000, 0x0c000},
9775                 { 0xffffffff, 0x00000}
9776         }, mem_tbl_5906[] = {
9777                 { 0x00000200, 0x00008},
9778                 { 0x00004000, 0x00400},
9779                 { 0x00006000, 0x00400},
9780                 { 0x00008000, 0x01000},
9781                 { 0x00010000, 0x01000},
9782                 { 0xffffffff, 0x00000}
9783         };
9784         struct mem_entry *mem_tbl;
9785         int err = 0;
9786         int i;
9787
9788         if (tp->tg3_flags3 & TG3_FLG3_5755_PLUS)
9789                 mem_tbl = mem_tbl_5755;
9790         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
9791                 mem_tbl = mem_tbl_5906;
9792         else if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS)
9793                 mem_tbl = mem_tbl_5705;
9794         else
9795                 mem_tbl = mem_tbl_570x;
9796
9797         for (i = 0; mem_tbl[i].offset != 0xffffffff; i++) {
9798                 if ((err = tg3_do_mem_test(tp, mem_tbl[i].offset,
9799                     mem_tbl[i].len)) != 0)
9800                         break;
9801         }
9802
9803         return err;
9804 }
9805
9806 #define TG3_MAC_LOOPBACK        0
9807 #define TG3_PHY_LOOPBACK        1
9808
9809 static int tg3_run_loopback(struct tg3 *tp, int loopback_mode)
9810 {
9811         u32 mac_mode, rx_start_idx, rx_idx, tx_idx, opaque_key;
9812         u32 desc_idx;
9813         struct sk_buff *skb, *rx_skb;
9814         u8 *tx_data;
9815         dma_addr_t map;
9816         int num_pkts, tx_len, rx_len, i, err;
9817         struct tg3_rx_buffer_desc *desc;
9818
9819         if (loopback_mode == TG3_MAC_LOOPBACK) {
9820                 /* HW errata - mac loopback fails in some cases on 5780.
9821                  * Normal traffic and PHY loopback are not affected by
9822                  * errata.
9823                  */
9824                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780)
9825                         return 0;
9826
9827                 mac_mode = (tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK) |
9828                            MAC_MODE_PORT_INT_LPBACK;
9829                 if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
9830                         mac_mode |= MAC_MODE_LINK_POLARITY;
9831                 if (tp->tg3_flags & TG3_FLAG_10_100_ONLY)
9832                         mac_mode |= MAC_MODE_PORT_MODE_MII;
9833                 else
9834                         mac_mode |= MAC_MODE_PORT_MODE_GMII;
9835                 tw32(MAC_MODE, mac_mode);
9836         } else if (loopback_mode == TG3_PHY_LOOPBACK) {
9837                 u32 val;
9838
9839                 if (tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET) {
9840                         tg3_phy_fet_toggle_apd(tp, false);
9841                         val = BMCR_LOOPBACK | BMCR_FULLDPLX | BMCR_SPEED100;
9842                 } else
9843                         val = BMCR_LOOPBACK | BMCR_FULLDPLX | BMCR_SPEED1000;
9844
9845                 tg3_phy_toggle_automdix(tp, 0);
9846
9847                 tg3_writephy(tp, MII_BMCR, val);
9848                 udelay(40);
9849
9850                 mac_mode = tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK;
9851                 if (tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET) {
9852                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
9853                                 tg3_writephy(tp, MII_TG3_FET_PTEST, 0x1800);
9854                         mac_mode |= MAC_MODE_PORT_MODE_MII;
9855                 } else
9856                         mac_mode |= MAC_MODE_PORT_MODE_GMII;
9857
9858                 /* reset to prevent losing 1st rx packet intermittently */
9859                 if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES) {
9860                         tw32_f(MAC_RX_MODE, RX_MODE_RESET);
9861                         udelay(10);
9862                         tw32_f(MAC_RX_MODE, tp->rx_mode);
9863                 }
9864                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) {
9865                         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401)
9866                                 mac_mode &= ~MAC_MODE_LINK_POLARITY;
9867                         else if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5411)
9868                                 mac_mode |= MAC_MODE_LINK_POLARITY;
9869                         tg3_writephy(tp, MII_TG3_EXT_CTRL,
9870                                      MII_TG3_EXT_CTRL_LNK3_LED_MODE);
9871                 }
9872                 tw32(MAC_MODE, mac_mode);
9873         }
9874         else
9875                 return -EINVAL;
9876
9877         err = -EIO;
9878
9879         tx_len = 1514;
9880         skb = netdev_alloc_skb(tp->dev, tx_len);
9881         if (!skb)
9882                 return -ENOMEM;
9883
9884         tx_data = skb_put(skb, tx_len);
9885         memcpy(tx_data, tp->dev->dev_addr, 6);
9886         memset(tx_data + 6, 0x0, 8);
9887
9888         tw32(MAC_RX_MTU_SIZE, tx_len + 4);
9889
9890         for (i = 14; i < tx_len; i++)
9891                 tx_data[i] = (u8) (i & 0xff);
9892
9893         map = pci_map_single(tp->pdev, skb->data, tx_len, PCI_DMA_TODEVICE);
9894
9895         tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
9896              HOSTCC_MODE_NOW);
9897
9898         udelay(10);
9899
9900         rx_start_idx = tp->hw_status->idx[0].rx_producer;
9901
9902         num_pkts = 0;
9903
9904         tg3_set_txd(tp, tp->tx_prod, map, tx_len, 0, 1);
9905
9906         tp->tx_prod++;
9907         num_pkts++;
9908
9909         tw32_tx_mbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW,
9910                      tp->tx_prod);
9911         tr32_mailbox(MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW);
9912
9913         udelay(10);
9914
9915         /* 250 usec to allow enough time on some 10/100 Mbps devices.  */
9916         for (i = 0; i < 25; i++) {
9917                 tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
9918                        HOSTCC_MODE_NOW);
9919
9920                 udelay(10);
9921
9922                 tx_idx = tp->hw_status->idx[0].tx_consumer;
9923                 rx_idx = tp->hw_status->idx[0].rx_producer;
9924                 if ((tx_idx == tp->tx_prod) &&
9925                     (rx_idx == (rx_start_idx + num_pkts)))
9926                         break;
9927         }
9928
9929         pci_unmap_single(tp->pdev, map, tx_len, PCI_DMA_TODEVICE);
9930         dev_kfree_skb(skb);
9931
9932         if (tx_idx != tp->tx_prod)
9933                 goto out;
9934
9935         if (rx_idx != rx_start_idx + num_pkts)
9936                 goto out;
9937
9938         desc = &tp->rx_rcb[rx_start_idx];
9939         desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
9940         opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
9941         if (opaque_key != RXD_OPAQUE_RING_STD)
9942                 goto out;
9943
9944         if ((desc->err_vlan & RXD_ERR_MASK) != 0 &&
9945             (desc->err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII))
9946                 goto out;
9947
9948         rx_len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT) - 4;
9949         if (rx_len != tx_len)
9950                 goto out;
9951
9952         rx_skb = tp->rx_std_buffers[desc_idx].skb;
9953
9954         map = pci_unmap_addr(&tp->rx_std_buffers[desc_idx], mapping);
9955         pci_dma_sync_single_for_cpu(tp->pdev, map, rx_len, PCI_DMA_FROMDEVICE);
9956
9957         for (i = 14; i < tx_len; i++) {
9958                 if (*(rx_skb->data + i) != (u8) (i & 0xff))
9959                         goto out;
9960         }
9961         err = 0;
9962
9963         /* tg3_free_rings will unmap and free the rx_skb */
9964 out:
9965         return err;
9966 }
9967
9968 #define TG3_MAC_LOOPBACK_FAILED         1
9969 #define TG3_PHY_LOOPBACK_FAILED         2
9970 #define TG3_LOOPBACK_FAILED             (TG3_MAC_LOOPBACK_FAILED |      \
9971                                          TG3_PHY_LOOPBACK_FAILED)
9972
9973 static int tg3_test_loopback(struct tg3 *tp)
9974 {
9975         int err = 0;
9976         u32 cpmuctrl = 0;
9977
9978         if (!netif_running(tp->dev))
9979                 return TG3_LOOPBACK_FAILED;
9980
9981         err = tg3_reset_hw(tp, 1);
9982         if (err)
9983                 return TG3_LOOPBACK_FAILED;
9984
9985         /* Turn off gphy autopowerdown. */
9986         if (tp->tg3_flags3 & TG3_FLG3_PHY_ENABLE_APD)
9987                 tg3_phy_toggle_apd(tp, false);
9988
9989         if (tp->tg3_flags & TG3_FLAG_CPMU_PRESENT) {
9990                 int i;
9991                 u32 status;
9992
9993                 tw32(TG3_CPMU_MUTEX_REQ, CPMU_MUTEX_REQ_DRIVER);
9994
9995                 /* Wait for up to 40 microseconds to acquire lock. */
9996                 for (i = 0; i < 4; i++) {
9997                         status = tr32(TG3_CPMU_MUTEX_GNT);
9998                         if (status == CPMU_MUTEX_GNT_DRIVER)
9999                                 break;
10000                         udelay(10);
10001                 }
10002
10003                 if (status != CPMU_MUTEX_GNT_DRIVER)
10004                         return TG3_LOOPBACK_FAILED;
10005
10006                 /* Turn off link-based power management. */
10007                 cpmuctrl = tr32(TG3_CPMU_CTRL);
10008                 tw32(TG3_CPMU_CTRL,
10009                      cpmuctrl & ~(CPMU_CTRL_LINK_SPEED_MODE |
10010                                   CPMU_CTRL_LINK_AWARE_MODE));
10011         }
10012
10013         if (tg3_run_loopback(tp, TG3_MAC_LOOPBACK))
10014                 err |= TG3_MAC_LOOPBACK_FAILED;
10015
10016         if (tp->tg3_flags & TG3_FLAG_CPMU_PRESENT) {
10017                 tw32(TG3_CPMU_CTRL, cpmuctrl);
10018
10019                 /* Release the mutex */
10020                 tw32(TG3_CPMU_MUTEX_GNT, CPMU_MUTEX_GNT_DRIVER);
10021         }
10022
10023         if (!(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) &&
10024             !(tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB)) {
10025                 if (tg3_run_loopback(tp, TG3_PHY_LOOPBACK))
10026                         err |= TG3_PHY_LOOPBACK_FAILED;
10027         }
10028
10029         /* Re-enable gphy autopowerdown. */
10030         if (tp->tg3_flags3 & TG3_FLG3_PHY_ENABLE_APD)
10031                 tg3_phy_toggle_apd(tp, true);
10032
10033         return err;
10034 }
10035
10036 static void tg3_self_test(struct net_device *dev, struct ethtool_test *etest,
10037                           u64 *data)
10038 {
10039         struct tg3 *tp = netdev_priv(dev);
10040
10041         if (tp->link_config.phy_is_low_power)
10042                 tg3_set_power_state(tp, PCI_D0);
10043
10044         memset(data, 0, sizeof(u64) * TG3_NUM_TEST);
10045
10046         if (tg3_test_nvram(tp) != 0) {
10047                 etest->flags |= ETH_TEST_FL_FAILED;
10048                 data[0] = 1;
10049         }
10050         if (tg3_test_link(tp) != 0) {
10051                 etest->flags |= ETH_TEST_FL_FAILED;
10052                 data[1] = 1;
10053         }
10054         if (etest->flags & ETH_TEST_FL_OFFLINE) {
10055                 int err, err2 = 0, irq_sync = 0;
10056
10057                 if (netif_running(dev)) {
10058                         tg3_phy_stop(tp);
10059                         tg3_netif_stop(tp);
10060                         irq_sync = 1;
10061                 }
10062
10063                 tg3_full_lock(tp, irq_sync);
10064
10065                 tg3_halt(tp, RESET_KIND_SUSPEND, 1);
10066                 err = tg3_nvram_lock(tp);
10067                 tg3_halt_cpu(tp, RX_CPU_BASE);
10068                 if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
10069                         tg3_halt_cpu(tp, TX_CPU_BASE);
10070                 if (!err)
10071                         tg3_nvram_unlock(tp);
10072
10073                 if (tp->tg3_flags2 & TG3_FLG2_MII_SERDES)
10074                         tg3_phy_reset(tp);
10075
10076                 if (tg3_test_registers(tp) != 0) {
10077                         etest->flags |= ETH_TEST_FL_FAILED;
10078                         data[2] = 1;
10079                 }
10080                 if (tg3_test_memory(tp) != 0) {
10081                         etest->flags |= ETH_TEST_FL_FAILED;
10082                         data[3] = 1;
10083                 }
10084                 if ((data[4] = tg3_test_loopback(tp)) != 0)
10085                         etest->flags |= ETH_TEST_FL_FAILED;
10086
10087                 tg3_full_unlock(tp);
10088
10089                 if (tg3_test_interrupt(tp) != 0) {
10090                         etest->flags |= ETH_TEST_FL_FAILED;
10091                         data[5] = 1;
10092                 }
10093
10094                 tg3_full_lock(tp, 0);
10095
10096                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
10097                 if (netif_running(dev)) {
10098                         tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
10099                         err2 = tg3_restart_hw(tp, 1);
10100                         if (!err2)
10101                                 tg3_netif_start(tp);
10102                 }
10103
10104                 tg3_full_unlock(tp);
10105
10106                 if (irq_sync && !err2)
10107                         tg3_phy_start(tp);
10108         }
10109         if (tp->link_config.phy_is_low_power)
10110                 tg3_set_power_state(tp, PCI_D3hot);
10111
10112 }
10113
10114 static int tg3_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
10115 {
10116         struct mii_ioctl_data *data = if_mii(ifr);
10117         struct tg3 *tp = netdev_priv(dev);
10118         int err;
10119
10120         if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB) {
10121                 if (!(tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED))
10122                         return -EAGAIN;
10123                 return phy_mii_ioctl(tp->mdio_bus->phy_map[PHY_ADDR], data, cmd);
10124         }
10125
10126         switch(cmd) {
10127         case SIOCGMIIPHY:
10128                 data->phy_id = PHY_ADDR;
10129
10130                 /* fallthru */
10131         case SIOCGMIIREG: {
10132                 u32 mii_regval;
10133
10134                 if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
10135                         break;                  /* We have no PHY */
10136
10137                 if (tp->link_config.phy_is_low_power)
10138                         return -EAGAIN;
10139
10140                 spin_lock_bh(&tp->lock);
10141                 err = tg3_readphy(tp, data->reg_num & 0x1f, &mii_regval);
10142                 spin_unlock_bh(&tp->lock);
10143
10144                 data->val_out = mii_regval;
10145
10146                 return err;
10147         }
10148
10149         case SIOCSMIIREG:
10150                 if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
10151                         break;                  /* We have no PHY */
10152
10153                 if (!capable(CAP_NET_ADMIN))
10154                         return -EPERM;
10155
10156                 if (tp->link_config.phy_is_low_power)
10157                         return -EAGAIN;
10158
10159                 spin_lock_bh(&tp->lock);
10160                 err = tg3_writephy(tp, data->reg_num & 0x1f, data->val_in);
10161                 spin_unlock_bh(&tp->lock);
10162
10163                 return err;
10164
10165         default:
10166                 /* do nothing */
10167                 break;
10168         }
10169         return -EOPNOTSUPP;
10170 }
10171
10172 #if TG3_VLAN_TAG_USED
10173 static void tg3_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
10174 {
10175         struct tg3 *tp = netdev_priv(dev);
10176
10177         if (!netif_running(dev)) {
10178                 tp->vlgrp = grp;
10179                 return;
10180         }
10181
10182         tg3_netif_stop(tp);
10183
10184         tg3_full_lock(tp, 0);
10185
10186         tp->vlgrp = grp;
10187
10188         /* Update RX_MODE_KEEP_VLAN_TAG bit in RX_MODE register. */
10189         __tg3_set_rx_mode(dev);
10190
10191         tg3_netif_start(tp);
10192
10193         tg3_full_unlock(tp);
10194 }
10195 #endif
10196
10197 static int tg3_get_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
10198 {
10199         struct tg3 *tp = netdev_priv(dev);
10200
10201         memcpy(ec, &tp->coal, sizeof(*ec));
10202         return 0;
10203 }
10204
10205 static int tg3_set_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
10206 {
10207         struct tg3 *tp = netdev_priv(dev);
10208         u32 max_rxcoal_tick_int = 0, max_txcoal_tick_int = 0;
10209         u32 max_stat_coal_ticks = 0, min_stat_coal_ticks = 0;
10210
10211         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS)) {
10212                 max_rxcoal_tick_int = MAX_RXCOAL_TICK_INT;
10213                 max_txcoal_tick_int = MAX_TXCOAL_TICK_INT;
10214                 max_stat_coal_ticks = MAX_STAT_COAL_TICKS;
10215                 min_stat_coal_ticks = MIN_STAT_COAL_TICKS;
10216         }
10217
10218         if ((ec->rx_coalesce_usecs > MAX_RXCOL_TICKS) ||
10219             (ec->tx_coalesce_usecs > MAX_TXCOL_TICKS) ||
10220             (ec->rx_max_coalesced_frames > MAX_RXMAX_FRAMES) ||
10221             (ec->tx_max_coalesced_frames > MAX_TXMAX_FRAMES) ||
10222             (ec->rx_coalesce_usecs_irq > max_rxcoal_tick_int) ||
10223             (ec->tx_coalesce_usecs_irq > max_txcoal_tick_int) ||
10224             (ec->rx_max_coalesced_frames_irq > MAX_RXCOAL_MAXF_INT) ||
10225             (ec->tx_max_coalesced_frames_irq > MAX_TXCOAL_MAXF_INT) ||
10226             (ec->stats_block_coalesce_usecs > max_stat_coal_ticks) ||
10227             (ec->stats_block_coalesce_usecs < min_stat_coal_ticks))
10228                 return -EINVAL;
10229
10230         /* No rx interrupts will be generated if both are zero */
10231         if ((ec->rx_coalesce_usecs == 0) &&
10232             (ec->rx_max_coalesced_frames == 0))
10233                 return -EINVAL;
10234
10235         /* No tx interrupts will be generated if both are zero */
10236         if ((ec->tx_coalesce_usecs == 0) &&
10237             (ec->tx_max_coalesced_frames == 0))
10238                 return -EINVAL;
10239
10240         /* Only copy relevant parameters, ignore all others. */
10241         tp->coal.rx_coalesce_usecs = ec->rx_coalesce_usecs;
10242         tp->coal.tx_coalesce_usecs = ec->tx_coalesce_usecs;
10243         tp->coal.rx_max_coalesced_frames = ec->rx_max_coalesced_frames;
10244         tp->coal.tx_max_coalesced_frames = ec->tx_max_coalesced_frames;
10245         tp->coal.rx_coalesce_usecs_irq = ec->rx_coalesce_usecs_irq;
10246         tp->coal.tx_coalesce_usecs_irq = ec->tx_coalesce_usecs_irq;
10247         tp->coal.rx_max_coalesced_frames_irq = ec->rx_max_coalesced_frames_irq;
10248         tp->coal.tx_max_coalesced_frames_irq = ec->tx_max_coalesced_frames_irq;
10249         tp->coal.stats_block_coalesce_usecs = ec->stats_block_coalesce_usecs;
10250
10251         if (netif_running(dev)) {
10252                 tg3_full_lock(tp, 0);
10253                 __tg3_set_coalesce(tp, &tp->coal);
10254                 tg3_full_unlock(tp);
10255         }
10256         return 0;
10257 }
10258
10259 static const struct ethtool_ops tg3_ethtool_ops = {
10260         .get_settings           = tg3_get_settings,
10261         .set_settings           = tg3_set_settings,
10262         .get_drvinfo            = tg3_get_drvinfo,
10263         .get_regs_len           = tg3_get_regs_len,
10264         .get_regs               = tg3_get_regs,
10265         .get_wol                = tg3_get_wol,
10266         .set_wol                = tg3_set_wol,
10267         .get_msglevel           = tg3_get_msglevel,
10268         .set_msglevel           = tg3_set_msglevel,
10269         .nway_reset             = tg3_nway_reset,
10270         .get_link               = ethtool_op_get_link,
10271         .get_eeprom_len         = tg3_get_eeprom_len,
10272         .get_eeprom             = tg3_get_eeprom,
10273         .set_eeprom             = tg3_set_eeprom,
10274         .get_ringparam          = tg3_get_ringparam,
10275         .set_ringparam          = tg3_set_ringparam,
10276         .get_pauseparam         = tg3_get_pauseparam,
10277         .set_pauseparam         = tg3_set_pauseparam,
10278         .get_rx_csum            = tg3_get_rx_csum,
10279         .set_rx_csum            = tg3_set_rx_csum,
10280         .set_tx_csum            = tg3_set_tx_csum,
10281         .set_sg                 = ethtool_op_set_sg,
10282         .set_tso                = tg3_set_tso,
10283         .self_test              = tg3_self_test,
10284         .get_strings            = tg3_get_strings,
10285         .phys_id                = tg3_phys_id,
10286         .get_ethtool_stats      = tg3_get_ethtool_stats,
10287         .get_coalesce           = tg3_get_coalesce,
10288         .set_coalesce           = tg3_set_coalesce,
10289         .get_sset_count         = tg3_get_sset_count,
10290 };
10291
10292 static void __devinit tg3_get_eeprom_size(struct tg3 *tp)
10293 {
10294         u32 cursize, val, magic;
10295
10296         tp->nvram_size = EEPROM_CHIP_SIZE;
10297
10298         if (tg3_nvram_read(tp, 0, &magic) != 0)
10299                 return;
10300
10301         if ((magic != TG3_EEPROM_MAGIC) &&
10302             ((magic & TG3_EEPROM_MAGIC_FW_MSK) != TG3_EEPROM_MAGIC_FW) &&
10303             ((magic & TG3_EEPROM_MAGIC_HW_MSK) != TG3_EEPROM_MAGIC_HW))
10304                 return;
10305
10306         /*
10307          * Size the chip by reading offsets at increasing powers of two.
10308          * When we encounter our validation signature, we know the addressing
10309          * has wrapped around, and thus have our chip size.
10310          */
10311         cursize = 0x10;
10312
10313         while (cursize < tp->nvram_size) {
10314                 if (tg3_nvram_read(tp, cursize, &val) != 0)
10315                         return;
10316
10317                 if (val == magic)
10318                         break;
10319
10320                 cursize <<= 1;
10321         }
10322
10323         tp->nvram_size = cursize;
10324 }
10325
10326 static void __devinit tg3_get_nvram_size(struct tg3 *tp)
10327 {
10328         u32 val;
10329
10330         if ((tp->tg3_flags3 & TG3_FLG3_NO_NVRAM) ||
10331             tg3_nvram_read(tp, 0, &val) != 0)
10332                 return;
10333
10334         /* Selfboot format */
10335         if (val != TG3_EEPROM_MAGIC) {
10336                 tg3_get_eeprom_size(tp);
10337                 return;
10338         }
10339
10340         if (tg3_nvram_read(tp, 0xf0, &val) == 0) {
10341                 if (val != 0) {
10342                         /* This is confusing.  We want to operate on the
10343                          * 16-bit value at offset 0xf2.  The tg3_nvram_read()
10344                          * call will read from NVRAM and byteswap the data
10345                          * according to the byteswapping settings for all
10346                          * other register accesses.  This ensures the data we
10347                          * want will always reside in the lower 16-bits.
10348                          * However, the data in NVRAM is in LE format, which
10349                          * means the data from the NVRAM read will always be
10350                          * opposite the endianness of the CPU.  The 16-bit
10351                          * byteswap then brings the data to CPU endianness.
10352                          */
10353                         tp->nvram_size = swab16((u16)(val & 0x0000ffff)) * 1024;
10354                         return;
10355                 }
10356         }
10357         tp->nvram_size = TG3_NVRAM_SIZE_512KB;
10358 }
10359
10360 static void __devinit tg3_get_nvram_info(struct tg3 *tp)
10361 {
10362         u32 nvcfg1;
10363
10364         nvcfg1 = tr32(NVRAM_CFG1);
10365         if (nvcfg1 & NVRAM_CFG1_FLASHIF_ENAB) {
10366                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10367         } else {
10368                 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
10369                 tw32(NVRAM_CFG1, nvcfg1);
10370         }
10371
10372         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750) ||
10373             (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)) {
10374                 switch (nvcfg1 & NVRAM_CFG1_VENDOR_MASK) {
10375                 case FLASH_VENDOR_ATMEL_FLASH_BUFFERED:
10376                         tp->nvram_jedecnum = JEDEC_ATMEL;
10377                         tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
10378                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10379                         break;
10380                 case FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED:
10381                         tp->nvram_jedecnum = JEDEC_ATMEL;
10382                         tp->nvram_pagesize = ATMEL_AT25F512_PAGE_SIZE;
10383                         break;
10384                 case FLASH_VENDOR_ATMEL_EEPROM:
10385                         tp->nvram_jedecnum = JEDEC_ATMEL;
10386                         tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
10387                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10388                         break;
10389                 case FLASH_VENDOR_ST:
10390                         tp->nvram_jedecnum = JEDEC_ST;
10391                         tp->nvram_pagesize = ST_M45PEX0_PAGE_SIZE;
10392                         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10393                         break;
10394                 case FLASH_VENDOR_SAIFUN:
10395                         tp->nvram_jedecnum = JEDEC_SAIFUN;
10396                         tp->nvram_pagesize = SAIFUN_SA25F0XX_PAGE_SIZE;
10397                         break;
10398                 case FLASH_VENDOR_SST_SMALL:
10399                 case FLASH_VENDOR_SST_LARGE:
10400                         tp->nvram_jedecnum = JEDEC_SST;
10401                         tp->nvram_pagesize = SST_25VF0X0_PAGE_SIZE;
10402                         break;
10403                 }
10404         } else {
10405                 tp->nvram_jedecnum = JEDEC_ATMEL;
10406                 tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
10407                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10408         }
10409 }
10410
10411 static void __devinit tg3_get_5752_nvram_info(struct tg3 *tp)
10412 {
10413         u32 nvcfg1;
10414
10415         nvcfg1 = tr32(NVRAM_CFG1);
10416
10417         /* NVRAM protection for TPM */
10418         if (nvcfg1 & (1 << 27))
10419                 tp->tg3_flags2 |= TG3_FLG2_PROTECTED_NVRAM;
10420
10421         switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
10422         case FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ:
10423         case FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ:
10424                 tp->nvram_jedecnum = JEDEC_ATMEL;
10425                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10426                 break;
10427         case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
10428                 tp->nvram_jedecnum = JEDEC_ATMEL;
10429                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10430                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10431                 break;
10432         case FLASH_5752VENDOR_ST_M45PE10:
10433         case FLASH_5752VENDOR_ST_M45PE20:
10434         case FLASH_5752VENDOR_ST_M45PE40:
10435                 tp->nvram_jedecnum = JEDEC_ST;
10436                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10437                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10438                 break;
10439         }
10440
10441         if (tp->tg3_flags2 & TG3_FLG2_FLASH) {
10442                 switch (nvcfg1 & NVRAM_CFG1_5752PAGE_SIZE_MASK) {
10443                 case FLASH_5752PAGE_SIZE_256:
10444                         tp->nvram_pagesize = 256;
10445                         break;
10446                 case FLASH_5752PAGE_SIZE_512:
10447                         tp->nvram_pagesize = 512;
10448                         break;
10449                 case FLASH_5752PAGE_SIZE_1K:
10450                         tp->nvram_pagesize = 1024;
10451                         break;
10452                 case FLASH_5752PAGE_SIZE_2K:
10453                         tp->nvram_pagesize = 2048;
10454                         break;
10455                 case FLASH_5752PAGE_SIZE_4K:
10456                         tp->nvram_pagesize = 4096;
10457                         break;
10458                 case FLASH_5752PAGE_SIZE_264:
10459                         tp->nvram_pagesize = 264;
10460                         break;
10461                 }
10462         } else {
10463                 /* For eeprom, set pagesize to maximum eeprom size */
10464                 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
10465
10466                 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
10467                 tw32(NVRAM_CFG1, nvcfg1);
10468         }
10469 }
10470
10471 static void __devinit tg3_get_5755_nvram_info(struct tg3 *tp)
10472 {
10473         u32 nvcfg1, protect = 0;
10474
10475         nvcfg1 = tr32(NVRAM_CFG1);
10476
10477         /* NVRAM protection for TPM */
10478         if (nvcfg1 & (1 << 27)) {
10479                 tp->tg3_flags2 |= TG3_FLG2_PROTECTED_NVRAM;
10480                 protect = 1;
10481         }
10482
10483         nvcfg1 &= NVRAM_CFG1_5752VENDOR_MASK;
10484         switch (nvcfg1) {
10485         case FLASH_5755VENDOR_ATMEL_FLASH_1:
10486         case FLASH_5755VENDOR_ATMEL_FLASH_2:
10487         case FLASH_5755VENDOR_ATMEL_FLASH_3:
10488         case FLASH_5755VENDOR_ATMEL_FLASH_5:
10489                 tp->nvram_jedecnum = JEDEC_ATMEL;
10490                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10491                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10492                 tp->nvram_pagesize = 264;
10493                 if (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_1 ||
10494                     nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_5)
10495                         tp->nvram_size = (protect ? 0x3e200 :
10496                                           TG3_NVRAM_SIZE_512KB);
10497                 else if (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_2)
10498                         tp->nvram_size = (protect ? 0x1f200 :
10499                                           TG3_NVRAM_SIZE_256KB);
10500                 else
10501                         tp->nvram_size = (protect ? 0x1f200 :
10502                                           TG3_NVRAM_SIZE_128KB);
10503                 break;
10504         case FLASH_5752VENDOR_ST_M45PE10:
10505         case FLASH_5752VENDOR_ST_M45PE20:
10506         case FLASH_5752VENDOR_ST_M45PE40:
10507                 tp->nvram_jedecnum = JEDEC_ST;
10508                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10509                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10510                 tp->nvram_pagesize = 256;
10511                 if (nvcfg1 == FLASH_5752VENDOR_ST_M45PE10)
10512                         tp->nvram_size = (protect ?
10513                                           TG3_NVRAM_SIZE_64KB :
10514                                           TG3_NVRAM_SIZE_128KB);
10515                 else if (nvcfg1 == FLASH_5752VENDOR_ST_M45PE20)
10516                         tp->nvram_size = (protect ?
10517                                           TG3_NVRAM_SIZE_64KB :
10518                                           TG3_NVRAM_SIZE_256KB);
10519                 else
10520                         tp->nvram_size = (protect ?
10521                                           TG3_NVRAM_SIZE_128KB :
10522                                           TG3_NVRAM_SIZE_512KB);
10523                 break;
10524         }
10525 }
10526
10527 static void __devinit tg3_get_5787_nvram_info(struct tg3 *tp)
10528 {
10529         u32 nvcfg1;
10530
10531         nvcfg1 = tr32(NVRAM_CFG1);
10532
10533         switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
10534         case FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ:
10535         case FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ:
10536         case FLASH_5787VENDOR_MICRO_EEPROM_64KHZ:
10537         case FLASH_5787VENDOR_MICRO_EEPROM_376KHZ:
10538                 tp->nvram_jedecnum = JEDEC_ATMEL;
10539                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10540                 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
10541
10542                 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
10543                 tw32(NVRAM_CFG1, nvcfg1);
10544                 break;
10545         case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
10546         case FLASH_5755VENDOR_ATMEL_FLASH_1:
10547         case FLASH_5755VENDOR_ATMEL_FLASH_2:
10548         case FLASH_5755VENDOR_ATMEL_FLASH_3:
10549                 tp->nvram_jedecnum = JEDEC_ATMEL;
10550                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10551                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10552                 tp->nvram_pagesize = 264;
10553                 break;
10554         case FLASH_5752VENDOR_ST_M45PE10:
10555         case FLASH_5752VENDOR_ST_M45PE20:
10556         case FLASH_5752VENDOR_ST_M45PE40:
10557                 tp->nvram_jedecnum = JEDEC_ST;
10558                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10559                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10560                 tp->nvram_pagesize = 256;
10561                 break;
10562         }
10563 }
10564
10565 static void __devinit tg3_get_5761_nvram_info(struct tg3 *tp)
10566 {
10567         u32 nvcfg1, protect = 0;
10568
10569         nvcfg1 = tr32(NVRAM_CFG1);
10570
10571         /* NVRAM protection for TPM */
10572         if (nvcfg1 & (1 << 27)) {
10573                 tp->tg3_flags2 |= TG3_FLG2_PROTECTED_NVRAM;
10574                 protect = 1;
10575         }
10576
10577         nvcfg1 &= NVRAM_CFG1_5752VENDOR_MASK;
10578         switch (nvcfg1) {
10579         case FLASH_5761VENDOR_ATMEL_ADB021D:
10580         case FLASH_5761VENDOR_ATMEL_ADB041D:
10581         case FLASH_5761VENDOR_ATMEL_ADB081D:
10582         case FLASH_5761VENDOR_ATMEL_ADB161D:
10583         case FLASH_5761VENDOR_ATMEL_MDB021D:
10584         case FLASH_5761VENDOR_ATMEL_MDB041D:
10585         case FLASH_5761VENDOR_ATMEL_MDB081D:
10586         case FLASH_5761VENDOR_ATMEL_MDB161D:
10587                 tp->nvram_jedecnum = JEDEC_ATMEL;
10588                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10589                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10590                 tp->tg3_flags3 |= TG3_FLG3_NO_NVRAM_ADDR_TRANS;
10591                 tp->nvram_pagesize = 256;
10592                 break;
10593         case FLASH_5761VENDOR_ST_A_M45PE20:
10594         case FLASH_5761VENDOR_ST_A_M45PE40:
10595         case FLASH_5761VENDOR_ST_A_M45PE80:
10596         case FLASH_5761VENDOR_ST_A_M45PE16:
10597         case FLASH_5761VENDOR_ST_M_M45PE20:
10598         case FLASH_5761VENDOR_ST_M_M45PE40:
10599         case FLASH_5761VENDOR_ST_M_M45PE80:
10600         case FLASH_5761VENDOR_ST_M_M45PE16:
10601                 tp->nvram_jedecnum = JEDEC_ST;
10602                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10603                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10604                 tp->nvram_pagesize = 256;
10605                 break;
10606         }
10607
10608         if (protect) {
10609                 tp->nvram_size = tr32(NVRAM_ADDR_LOCKOUT);
10610         } else {
10611                 switch (nvcfg1) {
10612                 case FLASH_5761VENDOR_ATMEL_ADB161D:
10613                 case FLASH_5761VENDOR_ATMEL_MDB161D:
10614                 case FLASH_5761VENDOR_ST_A_M45PE16:
10615                 case FLASH_5761VENDOR_ST_M_M45PE16:
10616                         tp->nvram_size = TG3_NVRAM_SIZE_2MB;
10617                         break;
10618                 case FLASH_5761VENDOR_ATMEL_ADB081D:
10619                 case FLASH_5761VENDOR_ATMEL_MDB081D:
10620                 case FLASH_5761VENDOR_ST_A_M45PE80:
10621                 case FLASH_5761VENDOR_ST_M_M45PE80:
10622                         tp->nvram_size = TG3_NVRAM_SIZE_1MB;
10623                         break;
10624                 case FLASH_5761VENDOR_ATMEL_ADB041D:
10625                 case FLASH_5761VENDOR_ATMEL_MDB041D:
10626                 case FLASH_5761VENDOR_ST_A_M45PE40:
10627                 case FLASH_5761VENDOR_ST_M_M45PE40:
10628                         tp->nvram_size = TG3_NVRAM_SIZE_512KB;
10629                         break;
10630                 case FLASH_5761VENDOR_ATMEL_ADB021D:
10631                 case FLASH_5761VENDOR_ATMEL_MDB021D:
10632                 case FLASH_5761VENDOR_ST_A_M45PE20:
10633                 case FLASH_5761VENDOR_ST_M_M45PE20:
10634                         tp->nvram_size = TG3_NVRAM_SIZE_256KB;
10635                         break;
10636                 }
10637         }
10638 }
10639
10640 static void __devinit tg3_get_5906_nvram_info(struct tg3 *tp)
10641 {
10642         tp->nvram_jedecnum = JEDEC_ATMEL;
10643         tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10644         tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
10645 }
10646
10647 static void __devinit tg3_get_57780_nvram_info(struct tg3 *tp)
10648 {
10649         u32 nvcfg1;
10650
10651         nvcfg1 = tr32(NVRAM_CFG1);
10652
10653         switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
10654         case FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ:
10655         case FLASH_5787VENDOR_MICRO_EEPROM_376KHZ:
10656                 tp->nvram_jedecnum = JEDEC_ATMEL;
10657                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10658                 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
10659
10660                 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
10661                 tw32(NVRAM_CFG1, nvcfg1);
10662                 return;
10663         case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
10664         case FLASH_57780VENDOR_ATMEL_AT45DB011D:
10665         case FLASH_57780VENDOR_ATMEL_AT45DB011B:
10666         case FLASH_57780VENDOR_ATMEL_AT45DB021D:
10667         case FLASH_57780VENDOR_ATMEL_AT45DB021B:
10668         case FLASH_57780VENDOR_ATMEL_AT45DB041D:
10669         case FLASH_57780VENDOR_ATMEL_AT45DB041B:
10670                 tp->nvram_jedecnum = JEDEC_ATMEL;
10671                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10672                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10673
10674                 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
10675                 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
10676                 case FLASH_57780VENDOR_ATMEL_AT45DB011D:
10677                 case FLASH_57780VENDOR_ATMEL_AT45DB011B:
10678                         tp->nvram_size = TG3_NVRAM_SIZE_128KB;
10679                         break;
10680                 case FLASH_57780VENDOR_ATMEL_AT45DB021D:
10681                 case FLASH_57780VENDOR_ATMEL_AT45DB021B:
10682                         tp->nvram_size = TG3_NVRAM_SIZE_256KB;
10683                         break;
10684                 case FLASH_57780VENDOR_ATMEL_AT45DB041D:
10685                 case FLASH_57780VENDOR_ATMEL_AT45DB041B:
10686                         tp->nvram_size = TG3_NVRAM_SIZE_512KB;
10687                         break;
10688                 }
10689                 break;
10690         case FLASH_5752VENDOR_ST_M45PE10:
10691         case FLASH_5752VENDOR_ST_M45PE20:
10692         case FLASH_5752VENDOR_ST_M45PE40:
10693                 tp->nvram_jedecnum = JEDEC_ST;
10694                 tp->tg3_flags |= TG3_FLAG_NVRAM_BUFFERED;
10695                 tp->tg3_flags2 |= TG3_FLG2_FLASH;
10696
10697                 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
10698                 case FLASH_5752VENDOR_ST_M45PE10:
10699                         tp->nvram_size = TG3_NVRAM_SIZE_128KB;
10700                         break;
10701                 case FLASH_5752VENDOR_ST_M45PE20:
10702                         tp->nvram_size = TG3_NVRAM_SIZE_256KB;
10703                         break;
10704                 case FLASH_5752VENDOR_ST_M45PE40:
10705                         tp->nvram_size = TG3_NVRAM_SIZE_512KB;
10706                         break;
10707                 }
10708                 break;
10709         default:
10710                 tp->tg3_flags3 |= TG3_FLG3_NO_NVRAM;
10711                 return;
10712         }
10713
10714         switch (nvcfg1 & NVRAM_CFG1_5752PAGE_SIZE_MASK) {
10715         case FLASH_5752PAGE_SIZE_256:
10716                 tp->tg3_flags3 |= TG3_FLG3_NO_NVRAM_ADDR_TRANS;
10717                 tp->nvram_pagesize = 256;
10718                 break;
10719         case FLASH_5752PAGE_SIZE_512:
10720                 tp->tg3_flags3 |= TG3_FLG3_NO_NVRAM_ADDR_TRANS;
10721                 tp->nvram_pagesize = 512;
10722                 break;
10723         case FLASH_5752PAGE_SIZE_1K:
10724                 tp->tg3_flags3 |= TG3_FLG3_NO_NVRAM_ADDR_TRANS;
10725                 tp->nvram_pagesize = 1024;
10726                 break;
10727         case FLASH_5752PAGE_SIZE_2K:
10728                 tp->tg3_flags3 |= TG3_FLG3_NO_NVRAM_ADDR_TRANS;
10729                 tp->nvram_pagesize = 2048;
10730                 break;
10731         case FLASH_5752PAGE_SIZE_4K:
10732                 tp->tg3_flags3 |= TG3_FLG3_NO_NVRAM_ADDR_TRANS;
10733                 tp->nvram_pagesize = 4096;
10734                 break;
10735         case FLASH_5752PAGE_SIZE_264:
10736                 tp->nvram_pagesize = 264;
10737                 break;
10738         case FLASH_5752PAGE_SIZE_528:
10739                 tp->nvram_pagesize = 528;
10740                 break;
10741         }
10742 }
10743
10744 /* Chips other than 5700/5701 use the NVRAM for fetching info. */
10745 static void __devinit tg3_nvram_init(struct tg3 *tp)
10746 {
10747         tw32_f(GRC_EEPROM_ADDR,
10748              (EEPROM_ADDR_FSM_RESET |
10749               (EEPROM_DEFAULT_CLOCK_PERIOD <<
10750                EEPROM_ADDR_CLKPERD_SHIFT)));
10751
10752         msleep(1);
10753
10754         /* Enable seeprom accesses. */
10755         tw32_f(GRC_LOCAL_CTRL,
10756              tr32(GRC_LOCAL_CTRL) | GRC_LCLCTRL_AUTO_SEEPROM);
10757         udelay(100);
10758
10759         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
10760             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) {
10761                 tp->tg3_flags |= TG3_FLAG_NVRAM;
10762
10763                 if (tg3_nvram_lock(tp)) {
10764                         printk(KERN_WARNING PFX "%s: Cannot get nvarm lock, "
10765                                "tg3_nvram_init failed.\n", tp->dev->name);
10766                         return;
10767                 }
10768                 tg3_enable_nvram_access(tp);
10769
10770                 tp->nvram_size = 0;
10771
10772                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
10773                         tg3_get_5752_nvram_info(tp);
10774                 else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755)
10775                         tg3_get_5755_nvram_info(tp);
10776                 else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787 ||
10777                          GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 ||
10778                          GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785)
10779                         tg3_get_5787_nvram_info(tp);
10780                 else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5761)
10781                         tg3_get_5761_nvram_info(tp);
10782                 else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
10783                         tg3_get_5906_nvram_info(tp);
10784                 else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780)
10785                         tg3_get_57780_nvram_info(tp);
10786                 else
10787                         tg3_get_nvram_info(tp);
10788
10789                 if (tp->nvram_size == 0)
10790                         tg3_get_nvram_size(tp);
10791
10792                 tg3_disable_nvram_access(tp);
10793                 tg3_nvram_unlock(tp);
10794
10795         } else {
10796                 tp->tg3_flags &= ~(TG3_FLAG_NVRAM | TG3_FLAG_NVRAM_BUFFERED);
10797
10798                 tg3_get_eeprom_size(tp);
10799         }
10800 }
10801
10802 static int tg3_nvram_write_block_using_eeprom(struct tg3 *tp,
10803                                     u32 offset, u32 len, u8 *buf)
10804 {
10805         int i, j, rc = 0;
10806         u32 val;
10807
10808         for (i = 0; i < len; i += 4) {
10809                 u32 addr;
10810                 __be32 data;
10811
10812                 addr = offset + i;
10813
10814                 memcpy(&data, buf + i, 4);
10815
10816                 /*
10817                  * The SEEPROM interface expects the data to always be opposite
10818                  * the native endian format.  We accomplish this by reversing
10819                  * all the operations that would have been performed on the
10820                  * data from a call to tg3_nvram_read_be32().
10821                  */
10822                 tw32(GRC_EEPROM_DATA, swab32(be32_to_cpu(data)));
10823
10824                 val = tr32(GRC_EEPROM_ADDR);
10825                 tw32(GRC_EEPROM_ADDR, val | EEPROM_ADDR_COMPLETE);
10826
10827                 val &= ~(EEPROM_ADDR_ADDR_MASK | EEPROM_ADDR_DEVID_MASK |
10828                         EEPROM_ADDR_READ);
10829                 tw32(GRC_EEPROM_ADDR, val |
10830                         (0 << EEPROM_ADDR_DEVID_SHIFT) |
10831                         (addr & EEPROM_ADDR_ADDR_MASK) |
10832                         EEPROM_ADDR_START |
10833                         EEPROM_ADDR_WRITE);
10834
10835                 for (j = 0; j < 1000; j++) {
10836                         val = tr32(GRC_EEPROM_ADDR);
10837
10838                         if (val & EEPROM_ADDR_COMPLETE)
10839                                 break;
10840                         msleep(1);
10841                 }
10842                 if (!(val & EEPROM_ADDR_COMPLETE)) {
10843                         rc = -EBUSY;
10844                         break;
10845                 }
10846         }
10847
10848         return rc;
10849 }
10850
10851 /* offset and length are dword aligned */
10852 static int tg3_nvram_write_block_unbuffered(struct tg3 *tp, u32 offset, u32 len,
10853                 u8 *buf)
10854 {
10855         int ret = 0;
10856         u32 pagesize = tp->nvram_pagesize;
10857         u32 pagemask = pagesize - 1;
10858         u32 nvram_cmd;
10859         u8 *tmp;
10860
10861         tmp = kmalloc(pagesize, GFP_KERNEL);
10862         if (tmp == NULL)
10863                 return -ENOMEM;
10864
10865         while (len) {
10866                 int j;
10867                 u32 phy_addr, page_off, size;
10868
10869                 phy_addr = offset & ~pagemask;
10870
10871                 for (j = 0; j < pagesize; j += 4) {
10872                         ret = tg3_nvram_read_be32(tp, phy_addr + j,
10873                                                   (__be32 *) (tmp + j));
10874                         if (ret)
10875                                 break;
10876                 }
10877                 if (ret)
10878                         break;
10879
10880                 page_off = offset & pagemask;
10881                 size = pagesize;
10882                 if (len < size)
10883                         size = len;
10884
10885                 len -= size;
10886
10887                 memcpy(tmp + page_off, buf, size);
10888
10889                 offset = offset + (pagesize - page_off);
10890
10891                 tg3_enable_nvram_access(tp);
10892
10893                 /*
10894                  * Before we can erase the flash page, we need
10895                  * to issue a special "write enable" command.
10896                  */
10897                 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
10898
10899                 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
10900                         break;
10901
10902                 /* Erase the target page */
10903                 tw32(NVRAM_ADDR, phy_addr);
10904
10905                 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR |
10906                         NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_ERASE;
10907
10908                 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
10909                         break;
10910
10911                 /* Issue another write enable to start the write. */
10912                 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
10913
10914                 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
10915                         break;
10916
10917                 for (j = 0; j < pagesize; j += 4) {
10918                         __be32 data;
10919
10920                         data = *((__be32 *) (tmp + j));
10921
10922                         tw32(NVRAM_WRDATA, be32_to_cpu(data));
10923
10924                         tw32(NVRAM_ADDR, phy_addr + j);
10925
10926                         nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE |
10927                                 NVRAM_CMD_WR;
10928
10929                         if (j == 0)
10930                                 nvram_cmd |= NVRAM_CMD_FIRST;
10931                         else if (j == (pagesize - 4))
10932                                 nvram_cmd |= NVRAM_CMD_LAST;
10933
10934                         if ((ret = tg3_nvram_exec_cmd(tp, nvram_cmd)))
10935                                 break;
10936                 }
10937                 if (ret)
10938                         break;
10939         }
10940
10941         nvram_cmd = NVRAM_CMD_WRDI | NVRAM_CMD_GO | NVRAM_CMD_DONE;
10942         tg3_nvram_exec_cmd(tp, nvram_cmd);
10943
10944         kfree(tmp);
10945
10946         return ret;
10947 }
10948
10949 /* offset and length are dword aligned */
10950 static int tg3_nvram_write_block_buffered(struct tg3 *tp, u32 offset, u32 len,
10951                 u8 *buf)
10952 {
10953         int i, ret = 0;
10954
10955         for (i = 0; i < len; i += 4, offset += 4) {
10956                 u32 page_off, phy_addr, nvram_cmd;
10957                 __be32 data;
10958
10959                 memcpy(&data, buf + i, 4);
10960                 tw32(NVRAM_WRDATA, be32_to_cpu(data));
10961
10962                 page_off = offset % tp->nvram_pagesize;
10963
10964                 phy_addr = tg3_nvram_phys_addr(tp, offset);
10965
10966                 tw32(NVRAM_ADDR, phy_addr);
10967
10968                 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR;
10969
10970                 if ((page_off == 0) || (i == 0))
10971                         nvram_cmd |= NVRAM_CMD_FIRST;
10972                 if (page_off == (tp->nvram_pagesize - 4))
10973                         nvram_cmd |= NVRAM_CMD_LAST;
10974
10975                 if (i == (len - 4))
10976                         nvram_cmd |= NVRAM_CMD_LAST;
10977
10978                 if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5752 &&
10979                     !(tp->tg3_flags3 & TG3_FLG3_5755_PLUS) &&
10980                     (tp->nvram_jedecnum == JEDEC_ST) &&
10981                     (nvram_cmd & NVRAM_CMD_FIRST)) {
10982
10983                         if ((ret = tg3_nvram_exec_cmd(tp,
10984                                 NVRAM_CMD_WREN | NVRAM_CMD_GO |
10985                                 NVRAM_CMD_DONE)))
10986
10987                                 break;
10988                 }
10989                 if (!(tp->tg3_flags2 & TG3_FLG2_FLASH)) {
10990                         /* We always do complete word writes to eeprom. */
10991                         nvram_cmd |= (NVRAM_CMD_FIRST | NVRAM_CMD_LAST);
10992                 }
10993
10994                 if ((ret = tg3_nvram_exec_cmd(tp, nvram_cmd)))
10995                         break;
10996         }
10997         return ret;
10998 }
10999
11000 /* offset and length are dword aligned */
11001 static int tg3_nvram_write_block(struct tg3 *tp, u32 offset, u32 len, u8 *buf)
11002 {
11003         int ret;
11004
11005         if (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT) {
11006                 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl &
11007                        ~GRC_LCLCTRL_GPIO_OUTPUT1);
11008                 udelay(40);
11009         }
11010
11011         if (!(tp->tg3_flags & TG3_FLAG_NVRAM)) {
11012                 ret = tg3_nvram_write_block_using_eeprom(tp, offset, len, buf);
11013         }
11014         else {
11015                 u32 grc_mode;
11016
11017                 ret = tg3_nvram_lock(tp);
11018                 if (ret)
11019                         return ret;
11020
11021                 tg3_enable_nvram_access(tp);
11022                 if ((tp->tg3_flags2 & TG3_FLG2_5750_PLUS) &&
11023                     !(tp->tg3_flags2 & TG3_FLG2_PROTECTED_NVRAM))
11024                         tw32(NVRAM_WRITE1, 0x406);
11025
11026                 grc_mode = tr32(GRC_MODE);
11027                 tw32(GRC_MODE, grc_mode | GRC_MODE_NVRAM_WR_ENABLE);
11028
11029                 if ((tp->tg3_flags & TG3_FLAG_NVRAM_BUFFERED) ||
11030                         !(tp->tg3_flags2 & TG3_FLG2_FLASH)) {
11031
11032                         ret = tg3_nvram_write_block_buffered(tp, offset, len,
11033                                 buf);
11034                 }
11035                 else {
11036                         ret = tg3_nvram_write_block_unbuffered(tp, offset, len,
11037                                 buf);
11038                 }
11039
11040                 grc_mode = tr32(GRC_MODE);
11041                 tw32(GRC_MODE, grc_mode & ~GRC_MODE_NVRAM_WR_ENABLE);
11042
11043                 tg3_disable_nvram_access(tp);
11044                 tg3_nvram_unlock(tp);
11045         }
11046
11047         if (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT) {
11048                 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
11049                 udelay(40);
11050         }
11051
11052         return ret;
11053 }
11054
11055 struct subsys_tbl_ent {
11056         u16 subsys_vendor, subsys_devid;
11057         u32 phy_id;
11058 };
11059
11060 static struct subsys_tbl_ent subsys_id_to_phy_id[] = {
11061         /* Broadcom boards. */
11062         { PCI_VENDOR_ID_BROADCOM, 0x1644, PHY_ID_BCM5401 }, /* BCM95700A6 */
11063         { PCI_VENDOR_ID_BROADCOM, 0x0001, PHY_ID_BCM5701 }, /* BCM95701A5 */
11064         { PCI_VENDOR_ID_BROADCOM, 0x0002, PHY_ID_BCM8002 }, /* BCM95700T6 */
11065         { PCI_VENDOR_ID_BROADCOM, 0x0003, 0 },              /* BCM95700A9 */
11066         { PCI_VENDOR_ID_BROADCOM, 0x0005, PHY_ID_BCM5701 }, /* BCM95701T1 */
11067         { PCI_VENDOR_ID_BROADCOM, 0x0006, PHY_ID_BCM5701 }, /* BCM95701T8 */
11068         { PCI_VENDOR_ID_BROADCOM, 0x0007, 0 },              /* BCM95701A7 */
11069         { PCI_VENDOR_ID_BROADCOM, 0x0008, PHY_ID_BCM5701 }, /* BCM95701A10 */
11070         { PCI_VENDOR_ID_BROADCOM, 0x8008, PHY_ID_BCM5701 }, /* BCM95701A12 */
11071         { PCI_VENDOR_ID_BROADCOM, 0x0009, PHY_ID_BCM5703 }, /* BCM95703Ax1 */
11072         { PCI_VENDOR_ID_BROADCOM, 0x8009, PHY_ID_BCM5703 }, /* BCM95703Ax2 */
11073
11074         /* 3com boards. */
11075         { PCI_VENDOR_ID_3COM, 0x1000, PHY_ID_BCM5401 }, /* 3C996T */
11076         { PCI_VENDOR_ID_3COM, 0x1006, PHY_ID_BCM5701 }, /* 3C996BT */
11077         { PCI_VENDOR_ID_3COM, 0x1004, 0 },              /* 3C996SX */
11078         { PCI_VENDOR_ID_3COM, 0x1007, PHY_ID_BCM5701 }, /* 3C1000T */
11079         { PCI_VENDOR_ID_3COM, 0x1008, PHY_ID_BCM5701 }, /* 3C940BR01 */
11080
11081         /* DELL boards. */
11082         { PCI_VENDOR_ID_DELL, 0x00d1, PHY_ID_BCM5401 }, /* VIPER */
11083         { PCI_VENDOR_ID_DELL, 0x0106, PHY_ID_BCM5401 }, /* JAGUAR */
11084         { PCI_VENDOR_ID_DELL, 0x0109, PHY_ID_BCM5411 }, /* MERLOT */
11085         { PCI_VENDOR_ID_DELL, 0x010a, PHY_ID_BCM5411 }, /* SLIM_MERLOT */
11086
11087         /* Compaq boards. */
11088         { PCI_VENDOR_ID_COMPAQ, 0x007c, PHY_ID_BCM5701 }, /* BANSHEE */
11089         { PCI_VENDOR_ID_COMPAQ, 0x009a, PHY_ID_BCM5701 }, /* BANSHEE_2 */
11090         { PCI_VENDOR_ID_COMPAQ, 0x007d, 0 },              /* CHANGELING */
11091         { PCI_VENDOR_ID_COMPAQ, 0x0085, PHY_ID_BCM5701 }, /* NC7780 */
11092         { PCI_VENDOR_ID_COMPAQ, 0x0099, PHY_ID_BCM5701 }, /* NC7780_2 */
11093
11094         /* IBM boards. */
11095         { PCI_VENDOR_ID_IBM, 0x0281, 0 } /* IBM??? */
11096 };
11097
11098 static inline struct subsys_tbl_ent *lookup_by_subsys(struct tg3 *tp)
11099 {
11100         int i;
11101
11102         for (i = 0; i < ARRAY_SIZE(subsys_id_to_phy_id); i++) {
11103                 if ((subsys_id_to_phy_id[i].subsys_vendor ==
11104                      tp->pdev->subsystem_vendor) &&
11105                     (subsys_id_to_phy_id[i].subsys_devid ==
11106                      tp->pdev->subsystem_device))
11107                         return &subsys_id_to_phy_id[i];
11108         }
11109         return NULL;
11110 }
11111
11112 static void __devinit tg3_get_eeprom_hw_cfg(struct tg3 *tp)
11113 {
11114         u32 val;
11115         u16 pmcsr;
11116
11117         /* On some early chips the SRAM cannot be accessed in D3hot state,
11118          * so need make sure we're in D0.
11119          */
11120         pci_read_config_word(tp->pdev, tp->pm_cap + PCI_PM_CTRL, &pmcsr);
11121         pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
11122         pci_write_config_word(tp->pdev, tp->pm_cap + PCI_PM_CTRL, pmcsr);
11123         msleep(1);
11124
11125         /* Make sure register accesses (indirect or otherwise)
11126          * will function correctly.
11127          */
11128         pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
11129                                tp->misc_host_ctrl);
11130
11131         /* The memory arbiter has to be enabled in order for SRAM accesses
11132          * to succeed.  Normally on powerup the tg3 chip firmware will make
11133          * sure it is enabled, but other entities such as system netboot
11134          * code might disable it.
11135          */
11136         val = tr32(MEMARB_MODE);
11137         tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
11138
11139         tp->phy_id = PHY_ID_INVALID;
11140         tp->led_ctrl = LED_CTRL_MODE_PHY_1;
11141
11142         /* Assume an onboard device and WOL capable by default.  */
11143         tp->tg3_flags |= TG3_FLAG_EEPROM_WRITE_PROT | TG3_FLAG_WOL_CAP;
11144
11145         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
11146                 if (!(tr32(PCIE_TRANSACTION_CFG) & PCIE_TRANS_CFG_LOM)) {
11147                         tp->tg3_flags &= ~TG3_FLAG_EEPROM_WRITE_PROT;
11148                         tp->tg3_flags2 |= TG3_FLG2_IS_NIC;
11149                 }
11150                 val = tr32(VCPU_CFGSHDW);
11151                 if (val & VCPU_CFGSHDW_ASPM_DBNC)
11152                         tp->tg3_flags |= TG3_FLAG_ASPM_WORKAROUND;
11153                 if ((val & VCPU_CFGSHDW_WOL_ENABLE) &&
11154                     (val & VCPU_CFGSHDW_WOL_MAGPKT))
11155                         tp->tg3_flags |= TG3_FLAG_WOL_ENABLE;
11156                 goto done;
11157         }
11158
11159         tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
11160         if (val == NIC_SRAM_DATA_SIG_MAGIC) {
11161                 u32 nic_cfg, led_cfg;
11162                 u32 nic_phy_id, ver, cfg2 = 0, cfg4 = 0, eeprom_phy_id;
11163                 int eeprom_phy_serdes = 0;
11164
11165                 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
11166                 tp->nic_sram_data_cfg = nic_cfg;
11167
11168                 tg3_read_mem(tp, NIC_SRAM_DATA_VER, &ver);
11169                 ver >>= NIC_SRAM_DATA_VER_SHIFT;
11170                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700) &&
11171                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701) &&
11172                     (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5703) &&
11173                     (ver > 0) && (ver < 0x100))
11174                         tg3_read_mem(tp, NIC_SRAM_DATA_CFG_2, &cfg2);
11175
11176                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785)
11177                         tg3_read_mem(tp, NIC_SRAM_DATA_CFG_4, &cfg4);
11178
11179                 if ((nic_cfg & NIC_SRAM_DATA_CFG_PHY_TYPE_MASK) ==
11180                     NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER)
11181                         eeprom_phy_serdes = 1;
11182
11183                 tg3_read_mem(tp, NIC_SRAM_DATA_PHY_ID, &nic_phy_id);
11184                 if (nic_phy_id != 0) {
11185                         u32 id1 = nic_phy_id & NIC_SRAM_DATA_PHY_ID1_MASK;
11186                         u32 id2 = nic_phy_id & NIC_SRAM_DATA_PHY_ID2_MASK;
11187
11188                         eeprom_phy_id  = (id1 >> 16) << 10;
11189                         eeprom_phy_id |= (id2 & 0xfc00) << 16;
11190                         eeprom_phy_id |= (id2 & 0x03ff) <<  0;
11191                 } else
11192                         eeprom_phy_id = 0;
11193
11194                 tp->phy_id = eeprom_phy_id;
11195                 if (eeprom_phy_serdes) {
11196                         if (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)
11197                                 tp->tg3_flags2 |= TG3_FLG2_MII_SERDES;
11198                         else
11199                                 tp->tg3_flags2 |= TG3_FLG2_PHY_SERDES;
11200                 }
11201
11202                 if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
11203                         led_cfg = cfg2 & (NIC_SRAM_DATA_CFG_LED_MODE_MASK |
11204                                     SHASTA_EXT_LED_MODE_MASK);
11205                 else
11206                         led_cfg = nic_cfg & NIC_SRAM_DATA_CFG_LED_MODE_MASK;
11207
11208                 switch (led_cfg) {
11209                 default:
11210                 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_1:
11211                         tp->led_ctrl = LED_CTRL_MODE_PHY_1;
11212                         break;
11213
11214                 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_2:
11215                         tp->led_ctrl = LED_CTRL_MODE_PHY_2;
11216                         break;
11217
11218                 case NIC_SRAM_DATA_CFG_LED_MODE_MAC:
11219                         tp->led_ctrl = LED_CTRL_MODE_MAC;
11220
11221                         /* Default to PHY_1_MODE if 0 (MAC_MODE) is
11222                          * read on some older 5700/5701 bootcode.
11223                          */
11224                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
11225                             ASIC_REV_5700 ||
11226                             GET_ASIC_REV(tp->pci_chip_rev_id) ==
11227                             ASIC_REV_5701)
11228                                 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
11229
11230                         break;
11231
11232                 case SHASTA_EXT_LED_SHARED:
11233                         tp->led_ctrl = LED_CTRL_MODE_SHARED;
11234                         if (tp->pci_chip_rev_id != CHIPREV_ID_5750_A0 &&
11235                             tp->pci_chip_rev_id != CHIPREV_ID_5750_A1)
11236                                 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
11237                                                  LED_CTRL_MODE_PHY_2);
11238                         break;
11239
11240                 case SHASTA_EXT_LED_MAC:
11241                         tp->led_ctrl = LED_CTRL_MODE_SHASTA_MAC;
11242                         break;
11243
11244                 case SHASTA_EXT_LED_COMBO:
11245                         tp->led_ctrl = LED_CTRL_MODE_COMBO;
11246                         if (tp->pci_chip_rev_id != CHIPREV_ID_5750_A0)
11247                                 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
11248                                                  LED_CTRL_MODE_PHY_2);
11249                         break;
11250
11251                 }
11252
11253                 if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
11254                      GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) &&
11255                     tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL)
11256                         tp->led_ctrl = LED_CTRL_MODE_PHY_2;
11257
11258                 if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5784_AX)
11259                         tp->led_ctrl = LED_CTRL_MODE_PHY_1;
11260
11261                 if (nic_cfg & NIC_SRAM_DATA_CFG_EEPROM_WP) {
11262                         tp->tg3_flags |= TG3_FLAG_EEPROM_WRITE_PROT;
11263                         if ((tp->pdev->subsystem_vendor ==
11264                              PCI_VENDOR_ID_ARIMA) &&
11265                             (tp->pdev->subsystem_device == 0x205a ||
11266                              tp->pdev->subsystem_device == 0x2063))
11267                                 tp->tg3_flags &= ~TG3_FLAG_EEPROM_WRITE_PROT;
11268                 } else {
11269                         tp->tg3_flags &= ~TG3_FLAG_EEPROM_WRITE_PROT;
11270                         tp->tg3_flags2 |= TG3_FLG2_IS_NIC;
11271                 }
11272
11273                 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
11274                         tp->tg3_flags |= TG3_FLAG_ENABLE_ASF;
11275                         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS)
11276                                 tp->tg3_flags2 |= TG3_FLG2_ASF_NEW_HANDSHAKE;
11277                 }
11278
11279                 if ((nic_cfg & NIC_SRAM_DATA_CFG_APE_ENABLE) &&
11280                         (tp->tg3_flags2 & TG3_FLG2_5750_PLUS))
11281                         tp->tg3_flags3 |= TG3_FLG3_ENABLE_APE;
11282
11283                 if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES &&
11284                     !(nic_cfg & NIC_SRAM_DATA_CFG_FIBER_WOL))
11285                         tp->tg3_flags &= ~TG3_FLAG_WOL_CAP;
11286
11287                 if ((tp->tg3_flags & TG3_FLAG_WOL_CAP) &&
11288                     (nic_cfg & NIC_SRAM_DATA_CFG_WOL_ENABLE))
11289                         tp->tg3_flags |= TG3_FLAG_WOL_ENABLE;
11290
11291                 if (cfg2 & (1 << 17))
11292                         tp->tg3_flags2 |= TG3_FLG2_CAPACITIVE_COUPLING;
11293
11294                 /* serdes signal pre-emphasis in register 0x590 set by */
11295                 /* bootcode if bit 18 is set */
11296                 if (cfg2 & (1 << 18))
11297                         tp->tg3_flags2 |= TG3_FLG2_SERDES_PREEMPHASIS;
11298
11299                 if (((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 &&
11300                       GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5784_AX)) &&
11301                     (cfg2 & NIC_SRAM_DATA_CFG_2_APD_EN))
11302                         tp->tg3_flags3 |= TG3_FLG3_PHY_ENABLE_APD;
11303
11304                 if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
11305                         u32 cfg3;
11306
11307                         tg3_read_mem(tp, NIC_SRAM_DATA_CFG_3, &cfg3);
11308                         if (cfg3 & NIC_SRAM_ASPM_DEBOUNCE)
11309                                 tp->tg3_flags |= TG3_FLAG_ASPM_WORKAROUND;
11310                 }
11311
11312                 if (cfg4 & NIC_SRAM_RGMII_STD_IBND_DISABLE)
11313                         tp->tg3_flags3 |= TG3_FLG3_RGMII_STD_IBND_DISABLE;
11314                 if (cfg4 & NIC_SRAM_RGMII_EXT_IBND_RX_EN)
11315                         tp->tg3_flags3 |= TG3_FLG3_RGMII_EXT_IBND_RX_EN;
11316                 if (cfg4 & NIC_SRAM_RGMII_EXT_IBND_TX_EN)
11317                         tp->tg3_flags3 |= TG3_FLG3_RGMII_EXT_IBND_TX_EN;
11318         }
11319 done:
11320         device_init_wakeup(&tp->pdev->dev, tp->tg3_flags & TG3_FLAG_WOL_CAP);
11321         device_set_wakeup_enable(&tp->pdev->dev,
11322                                  tp->tg3_flags & TG3_FLAG_WOL_ENABLE);
11323 }
11324
11325 static int __devinit tg3_issue_otp_command(struct tg3 *tp, u32 cmd)
11326 {
11327         int i;
11328         u32 val;
11329
11330         tw32(OTP_CTRL, cmd | OTP_CTRL_OTP_CMD_START);
11331         tw32(OTP_CTRL, cmd);
11332
11333         /* Wait for up to 1 ms for command to execute. */
11334         for (i = 0; i < 100; i++) {
11335                 val = tr32(OTP_STATUS);
11336                 if (val & OTP_STATUS_CMD_DONE)
11337                         break;
11338                 udelay(10);
11339         }
11340
11341         return (val & OTP_STATUS_CMD_DONE) ? 0 : -EBUSY;
11342 }
11343
11344 /* Read the gphy configuration from the OTP region of the chip.  The gphy
11345  * configuration is a 32-bit value that straddles the alignment boundary.
11346  * We do two 32-bit reads and then shift and merge the results.
11347  */
11348 static u32 __devinit tg3_read_otp_phycfg(struct tg3 *tp)
11349 {
11350         u32 bhalf_otp, thalf_otp;
11351
11352         tw32(OTP_MODE, OTP_MODE_OTP_THRU_GRC);
11353
11354         if (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_INIT))
11355                 return 0;
11356
11357         tw32(OTP_ADDRESS, OTP_ADDRESS_MAGIC1);
11358
11359         if (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_READ))
11360                 return 0;
11361
11362         thalf_otp = tr32(OTP_READ_DATA);
11363
11364         tw32(OTP_ADDRESS, OTP_ADDRESS_MAGIC2);
11365
11366         if (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_READ))
11367                 return 0;
11368
11369         bhalf_otp = tr32(OTP_READ_DATA);
11370
11371         return ((thalf_otp & 0x0000ffff) << 16) | (bhalf_otp >> 16);
11372 }
11373
11374 static int __devinit tg3_phy_probe(struct tg3 *tp)
11375 {
11376         u32 hw_phy_id_1, hw_phy_id_2;
11377         u32 hw_phy_id, hw_phy_id_masked;
11378         int err;
11379
11380         if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB)
11381                 return tg3_phy_init(tp);
11382
11383         /* Reading the PHY ID register can conflict with ASF
11384          * firmware access to the PHY hardware.
11385          */
11386         err = 0;
11387         if ((tp->tg3_flags & TG3_FLAG_ENABLE_ASF) ||
11388             (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE)) {
11389                 hw_phy_id = hw_phy_id_masked = PHY_ID_INVALID;
11390         } else {
11391                 /* Now read the physical PHY_ID from the chip and verify
11392                  * that it is sane.  If it doesn't look good, we fall back
11393                  * to either the hard-coded table based PHY_ID and failing
11394                  * that the value found in the eeprom area.
11395                  */
11396                 err |= tg3_readphy(tp, MII_PHYSID1, &hw_phy_id_1);
11397                 err |= tg3_readphy(tp, MII_PHYSID2, &hw_phy_id_2);
11398
11399                 hw_phy_id  = (hw_phy_id_1 & 0xffff) << 10;
11400                 hw_phy_id |= (hw_phy_id_2 & 0xfc00) << 16;
11401                 hw_phy_id |= (hw_phy_id_2 & 0x03ff) <<  0;
11402
11403                 hw_phy_id_masked = hw_phy_id & PHY_ID_MASK;
11404         }
11405
11406         if (!err && KNOWN_PHY_ID(hw_phy_id_masked)) {
11407                 tp->phy_id = hw_phy_id;
11408                 if (hw_phy_id_masked == PHY_ID_BCM8002)
11409                         tp->tg3_flags2 |= TG3_FLG2_PHY_SERDES;
11410                 else
11411                         tp->tg3_flags2 &= ~TG3_FLG2_PHY_SERDES;
11412         } else {
11413                 if (tp->phy_id != PHY_ID_INVALID) {
11414                         /* Do nothing, phy ID already set up in
11415                          * tg3_get_eeprom_hw_cfg().
11416                          */
11417                 } else {
11418                         struct subsys_tbl_ent *p;
11419
11420                         /* No eeprom signature?  Try the hardcoded
11421                          * subsys device table.
11422                          */
11423                         p = lookup_by_subsys(tp);
11424                         if (!p)
11425                                 return -ENODEV;
11426
11427                         tp->phy_id = p->phy_id;
11428                         if (!tp->phy_id ||
11429                             tp->phy_id == PHY_ID_BCM8002)
11430                                 tp->tg3_flags2 |= TG3_FLG2_PHY_SERDES;
11431                 }
11432         }
11433
11434         if (!(tp->tg3_flags2 & TG3_FLG2_ANY_SERDES) &&
11435             !(tp->tg3_flags3 & TG3_FLG3_ENABLE_APE) &&
11436             !(tp->tg3_flags & TG3_FLAG_ENABLE_ASF)) {
11437                 u32 bmsr, adv_reg, tg3_ctrl, mask;
11438
11439                 tg3_readphy(tp, MII_BMSR, &bmsr);
11440                 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
11441                     (bmsr & BMSR_LSTATUS))
11442                         goto skip_phy_reset;
11443
11444                 err = tg3_phy_reset(tp);
11445                 if (err)
11446                         return err;
11447
11448                 adv_reg = (ADVERTISE_10HALF | ADVERTISE_10FULL |
11449                            ADVERTISE_100HALF | ADVERTISE_100FULL |
11450                            ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP);
11451                 tg3_ctrl = 0;
11452                 if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY)) {
11453                         tg3_ctrl = (MII_TG3_CTRL_ADV_1000_HALF |
11454                                     MII_TG3_CTRL_ADV_1000_FULL);
11455                         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
11456                             tp->pci_chip_rev_id == CHIPREV_ID_5701_B0)
11457                                 tg3_ctrl |= (MII_TG3_CTRL_AS_MASTER |
11458                                              MII_TG3_CTRL_ENABLE_AS_MASTER);
11459                 }
11460
11461                 mask = (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
11462                         ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
11463                         ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full);
11464                 if (!tg3_copper_is_advertising_all(tp, mask)) {
11465                         tg3_writephy(tp, MII_ADVERTISE, adv_reg);
11466
11467                         if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY))
11468                                 tg3_writephy(tp, MII_TG3_CTRL, tg3_ctrl);
11469
11470                         tg3_writephy(tp, MII_BMCR,
11471                                      BMCR_ANENABLE | BMCR_ANRESTART);
11472                 }
11473                 tg3_phy_set_wirespeed(tp);
11474
11475                 tg3_writephy(tp, MII_ADVERTISE, adv_reg);
11476                 if (!(tp->tg3_flags & TG3_FLAG_10_100_ONLY))
11477                         tg3_writephy(tp, MII_TG3_CTRL, tg3_ctrl);
11478         }
11479
11480 skip_phy_reset:
11481         if ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401) {
11482                 err = tg3_init_5401phy_dsp(tp);
11483                 if (err)
11484                         return err;
11485         }
11486
11487         if (!err && ((tp->phy_id & PHY_ID_MASK) == PHY_ID_BCM5401)) {
11488                 err = tg3_init_5401phy_dsp(tp);
11489         }
11490
11491         if (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES)
11492                 tp->link_config.advertising =
11493                         (ADVERTISED_1000baseT_Half |
11494                          ADVERTISED_1000baseT_Full |
11495                          ADVERTISED_Autoneg |
11496                          ADVERTISED_FIBRE);
11497         if (tp->tg3_flags & TG3_FLAG_10_100_ONLY)
11498                 tp->link_config.advertising &=
11499                         ~(ADVERTISED_1000baseT_Half |
11500                           ADVERTISED_1000baseT_Full);
11501
11502         return err;
11503 }
11504
11505 static void __devinit tg3_read_partno(struct tg3 *tp)
11506 {
11507         unsigned char vpd_data[256];   /* in little-endian format */
11508         unsigned int i;
11509         u32 magic;
11510
11511         if ((tp->tg3_flags3 & TG3_FLG3_NO_NVRAM) ||
11512             tg3_nvram_read(tp, 0x0, &magic))
11513                 goto out_not_found;
11514
11515         if (magic == TG3_EEPROM_MAGIC) {
11516                 for (i = 0; i < 256; i += 4) {
11517                         u32 tmp;
11518
11519                         /* The data is in little-endian format in NVRAM.
11520                          * Use the big-endian read routines to preserve
11521                          * the byte order as it exists in NVRAM.
11522                          */
11523                         if (tg3_nvram_read_be32(tp, 0x100 + i, &tmp))
11524                                 goto out_not_found;
11525
11526                         memcpy(&vpd_data[i], &tmp, sizeof(tmp));
11527                 }
11528         } else {
11529                 int vpd_cap;
11530
11531                 vpd_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_VPD);
11532                 for (i = 0; i < 256; i += 4) {
11533                         u32 tmp, j = 0;
11534                         __le32 v;
11535                         u16 tmp16;
11536
11537                         pci_write_config_word(tp->pdev, vpd_cap + PCI_VPD_ADDR,
11538                                               i);
11539                         while (j++ < 100) {
11540                                 pci_read_config_word(tp->pdev, vpd_cap +
11541                                                      PCI_VPD_ADDR, &tmp16);
11542                                 if (tmp16 & 0x8000)
11543                                         break;
11544                                 msleep(1);
11545                         }
11546                         if (!(tmp16 & 0x8000))
11547                                 goto out_not_found;
11548
11549                         pci_read_config_dword(tp->pdev, vpd_cap + PCI_VPD_DATA,
11550                                               &tmp);
11551                         v = cpu_to_le32(tmp);
11552                         memcpy(&vpd_data[i], &v, sizeof(v));
11553                 }
11554         }
11555
11556         /* Now parse and find the part number. */
11557         for (i = 0; i < 254; ) {
11558                 unsigned char val = vpd_data[i];
11559                 unsigned int block_end;
11560
11561                 if (val == 0x82 || val == 0x91) {
11562                         i = (i + 3 +
11563                              (vpd_data[i + 1] +
11564                               (vpd_data[i + 2] << 8)));
11565                         continue;
11566                 }
11567
11568                 if (val != 0x90)
11569                         goto out_not_found;
11570
11571                 block_end = (i + 3 +
11572                              (vpd_data[i + 1] +
11573                               (vpd_data[i + 2] << 8)));
11574                 i += 3;
11575
11576                 if (block_end > 256)
11577                         goto out_not_found;
11578
11579                 while (i < (block_end - 2)) {
11580                         if (vpd_data[i + 0] == 'P' &&
11581                             vpd_data[i + 1] == 'N') {
11582                                 int partno_len = vpd_data[i + 2];
11583
11584                                 i += 3;
11585                                 if (partno_len > 24 || (partno_len + i) > 256)
11586                                         goto out_not_found;
11587
11588                                 memcpy(tp->board_part_number,
11589                                        &vpd_data[i], partno_len);
11590
11591                                 /* Success. */
11592                                 return;
11593                         }
11594                         i += 3 + vpd_data[i + 2];
11595                 }
11596
11597                 /* Part number not found. */
11598                 goto out_not_found;
11599         }
11600
11601 out_not_found:
11602         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
11603                 strcpy(tp->board_part_number, "BCM95906");
11604         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780 &&
11605                  tp->pdev->device == TG3PCI_DEVICE_TIGON3_57780)
11606                 strcpy(tp->board_part_number, "BCM57780");
11607         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780 &&
11608                  tp->pdev->device == TG3PCI_DEVICE_TIGON3_57760)
11609                 strcpy(tp->board_part_number, "BCM57760");
11610         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780 &&
11611                  tp->pdev->device == TG3PCI_DEVICE_TIGON3_57790)
11612                 strcpy(tp->board_part_number, "BCM57790");
11613         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780 &&
11614                  tp->pdev->device == TG3PCI_DEVICE_TIGON3_57788)
11615                 strcpy(tp->board_part_number, "BCM57788");
11616         else
11617                 strcpy(tp->board_part_number, "none");
11618 }
11619
11620 static int __devinit tg3_fw_img_is_valid(struct tg3 *tp, u32 offset)
11621 {
11622         u32 val;
11623
11624         if (tg3_nvram_read(tp, offset, &val) ||
11625             (val & 0xfc000000) != 0x0c000000 ||
11626             tg3_nvram_read(tp, offset + 4, &val) ||
11627             val != 0)
11628                 return 0;
11629
11630         return 1;
11631 }
11632
11633 static void __devinit tg3_read_bc_ver(struct tg3 *tp)
11634 {
11635         u32 val, offset, start, ver_offset;
11636         int i;
11637         bool newver = false;
11638
11639         if (tg3_nvram_read(tp, 0xc, &offset) ||
11640             tg3_nvram_read(tp, 0x4, &start))
11641                 return;
11642
11643         offset = tg3_nvram_logical_addr(tp, offset);
11644
11645         if (tg3_nvram_read(tp, offset, &val))
11646                 return;
11647
11648         if ((val & 0xfc000000) == 0x0c000000) {
11649                 if (tg3_nvram_read(tp, offset + 4, &val))
11650                         return;
11651
11652                 if (val == 0)
11653                         newver = true;
11654         }
11655
11656         if (newver) {
11657                 if (tg3_nvram_read(tp, offset + 8, &ver_offset))
11658                         return;
11659
11660                 offset = offset + ver_offset - start;
11661                 for (i = 0; i < 16; i += 4) {
11662                         __be32 v;
11663                         if (tg3_nvram_read_be32(tp, offset + i, &v))
11664                                 return;
11665
11666                         memcpy(tp->fw_ver + i, &v, sizeof(v));
11667                 }
11668         } else {
11669                 u32 major, minor;
11670
11671                 if (tg3_nvram_read(tp, TG3_NVM_PTREV_BCVER, &ver_offset))
11672                         return;
11673
11674                 major = (ver_offset & TG3_NVM_BCVER_MAJMSK) >>
11675                         TG3_NVM_BCVER_MAJSFT;
11676                 minor = ver_offset & TG3_NVM_BCVER_MINMSK;
11677                 snprintf(&tp->fw_ver[0], 32, "v%d.%02d", major, minor);
11678         }
11679 }
11680
11681 static void __devinit tg3_read_hwsb_ver(struct tg3 *tp)
11682 {
11683         u32 val, major, minor;
11684
11685         /* Use native endian representation */
11686         if (tg3_nvram_read(tp, TG3_NVM_HWSB_CFG1, &val))
11687                 return;
11688
11689         major = (val & TG3_NVM_HWSB_CFG1_MAJMSK) >>
11690                 TG3_NVM_HWSB_CFG1_MAJSFT;
11691         minor = (val & TG3_NVM_HWSB_CFG1_MINMSK) >>
11692                 TG3_NVM_HWSB_CFG1_MINSFT;
11693
11694         snprintf(&tp->fw_ver[0], 32, "sb v%d.%02d", major, minor);
11695 }
11696
11697 static void __devinit tg3_read_sb_ver(struct tg3 *tp, u32 val)
11698 {
11699         u32 offset, major, minor, build;
11700
11701         tp->fw_ver[0] = 's';
11702         tp->fw_ver[1] = 'b';
11703         tp->fw_ver[2] = '\0';
11704
11705         if ((val & TG3_EEPROM_SB_FORMAT_MASK) != TG3_EEPROM_SB_FORMAT_1)
11706                 return;
11707
11708         switch (val & TG3_EEPROM_SB_REVISION_MASK) {
11709         case TG3_EEPROM_SB_REVISION_0:
11710                 offset = TG3_EEPROM_SB_F1R0_EDH_OFF;
11711                 break;
11712         case TG3_EEPROM_SB_REVISION_2:
11713                 offset = TG3_EEPROM_SB_F1R2_EDH_OFF;
11714                 break;
11715         case TG3_EEPROM_SB_REVISION_3:
11716                 offset = TG3_EEPROM_SB_F1R3_EDH_OFF;
11717                 break;
11718         default:
11719                 return;
11720         }
11721
11722         if (tg3_nvram_read(tp, offset, &val))
11723                 return;
11724
11725         build = (val & TG3_EEPROM_SB_EDH_BLD_MASK) >>
11726                 TG3_EEPROM_SB_EDH_BLD_SHFT;
11727         major = (val & TG3_EEPROM_SB_EDH_MAJ_MASK) >>
11728                 TG3_EEPROM_SB_EDH_MAJ_SHFT;
11729         minor =  val & TG3_EEPROM_SB_EDH_MIN_MASK;
11730
11731         if (minor > 99 || build > 26)
11732                 return;
11733
11734         snprintf(&tp->fw_ver[2], 30, " v%d.%02d", major, minor);
11735
11736         if (build > 0) {
11737                 tp->fw_ver[8] = 'a' + build - 1;
11738                 tp->fw_ver[9] = '\0';
11739         }
11740 }
11741
11742 static void __devinit tg3_read_mgmtfw_ver(struct tg3 *tp)
11743 {
11744         u32 val, offset, start;
11745         int i, vlen;
11746
11747         for (offset = TG3_NVM_DIR_START;
11748              offset < TG3_NVM_DIR_END;
11749              offset += TG3_NVM_DIRENT_SIZE) {
11750                 if (tg3_nvram_read(tp, offset, &val))
11751                         return;
11752
11753                 if ((val >> TG3_NVM_DIRTYPE_SHIFT) == TG3_NVM_DIRTYPE_ASFINI)
11754                         break;
11755         }
11756
11757         if (offset == TG3_NVM_DIR_END)
11758                 return;
11759
11760         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS))
11761                 start = 0x08000000;
11762         else if (tg3_nvram_read(tp, offset - 4, &start))
11763                 return;
11764
11765         if (tg3_nvram_read(tp, offset + 4, &offset) ||
11766             !tg3_fw_img_is_valid(tp, offset) ||
11767             tg3_nvram_read(tp, offset + 8, &val))
11768                 return;
11769
11770         offset += val - start;
11771
11772         vlen = strlen(tp->fw_ver);
11773
11774         tp->fw_ver[vlen++] = ',';
11775         tp->fw_ver[vlen++] = ' ';
11776
11777         for (i = 0; i < 4; i++) {
11778                 __be32 v;
11779                 if (tg3_nvram_read_be32(tp, offset, &v))
11780                         return;
11781
11782                 offset += sizeof(v);
11783
11784                 if (vlen > TG3_VER_SIZE - sizeof(v)) {
11785                         memcpy(&tp->fw_ver[vlen], &v, TG3_VER_SIZE - vlen);
11786                         break;
11787                 }
11788
11789                 memcpy(&tp->fw_ver[vlen], &v, sizeof(v));
11790                 vlen += sizeof(v);
11791         }
11792 }
11793
11794 static void __devinit tg3_read_dash_ver(struct tg3 *tp)
11795 {
11796         int vlen;
11797         u32 apedata;
11798
11799         if (!(tp->tg3_flags3 & TG3_FLG3_ENABLE_APE) ||
11800             !(tp->tg3_flags  & TG3_FLAG_ENABLE_ASF))
11801                 return;
11802
11803         apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
11804         if (apedata != APE_SEG_SIG_MAGIC)
11805                 return;
11806
11807         apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
11808         if (!(apedata & APE_FW_STATUS_READY))
11809                 return;
11810
11811         apedata = tg3_ape_read32(tp, TG3_APE_FW_VERSION);
11812
11813         vlen = strlen(tp->fw_ver);
11814
11815         snprintf(&tp->fw_ver[vlen], TG3_VER_SIZE - vlen, " DASH v%d.%d.%d.%d",
11816                  (apedata & APE_FW_VERSION_MAJMSK) >> APE_FW_VERSION_MAJSFT,
11817                  (apedata & APE_FW_VERSION_MINMSK) >> APE_FW_VERSION_MINSFT,
11818                  (apedata & APE_FW_VERSION_REVMSK) >> APE_FW_VERSION_REVSFT,
11819                  (apedata & APE_FW_VERSION_BLDMSK));
11820 }
11821
11822 static void __devinit tg3_read_fw_ver(struct tg3 *tp)
11823 {
11824         u32 val;
11825
11826         if (tp->tg3_flags3 & TG3_FLG3_NO_NVRAM) {
11827                 tp->fw_ver[0] = 's';
11828                 tp->fw_ver[1] = 'b';
11829                 tp->fw_ver[2] = '\0';
11830
11831                 return;
11832         }
11833
11834         if (tg3_nvram_read(tp, 0, &val))
11835                 return;
11836
11837         if (val == TG3_EEPROM_MAGIC)
11838                 tg3_read_bc_ver(tp);
11839         else if ((val & TG3_EEPROM_MAGIC_FW_MSK) == TG3_EEPROM_MAGIC_FW)
11840                 tg3_read_sb_ver(tp, val);
11841         else if ((val & TG3_EEPROM_MAGIC_HW_MSK) == TG3_EEPROM_MAGIC_HW)
11842                 tg3_read_hwsb_ver(tp);
11843         else
11844                 return;
11845
11846         if (!(tp->tg3_flags & TG3_FLAG_ENABLE_ASF) ||
11847              (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE))
11848                 return;
11849
11850         tg3_read_mgmtfw_ver(tp);
11851
11852         tp->fw_ver[TG3_VER_SIZE - 1] = 0;
11853 }
11854
11855 static struct pci_dev * __devinit tg3_find_peer(struct tg3 *);
11856
11857 static int __devinit tg3_get_invariants(struct tg3 *tp)
11858 {
11859         static struct pci_device_id write_reorder_chipsets[] = {
11860                 { PCI_DEVICE(PCI_VENDOR_ID_AMD,
11861                              PCI_DEVICE_ID_AMD_FE_GATE_700C) },
11862                 { PCI_DEVICE(PCI_VENDOR_ID_AMD,
11863                              PCI_DEVICE_ID_AMD_8131_BRIDGE) },
11864                 { PCI_DEVICE(PCI_VENDOR_ID_VIA,
11865                              PCI_DEVICE_ID_VIA_8385_0) },
11866                 { },
11867         };
11868         u32 misc_ctrl_reg;
11869         u32 pci_state_reg, grc_misc_cfg;
11870         u32 val;
11871         u16 pci_cmd;
11872         int err;
11873
11874         /* Force memory write invalidate off.  If we leave it on,
11875          * then on 5700_BX chips we have to enable a workaround.
11876          * The workaround is to set the TG3PCI_DMA_RW_CTRL boundary
11877          * to match the cacheline size.  The Broadcom driver have this
11878          * workaround but turns MWI off all the times so never uses
11879          * it.  This seems to suggest that the workaround is insufficient.
11880          */
11881         pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
11882         pci_cmd &= ~PCI_COMMAND_INVALIDATE;
11883         pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
11884
11885         /* It is absolutely critical that TG3PCI_MISC_HOST_CTRL
11886          * has the register indirect write enable bit set before
11887          * we try to access any of the MMIO registers.  It is also
11888          * critical that the PCI-X hw workaround situation is decided
11889          * before that as well.
11890          */
11891         pci_read_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
11892                               &misc_ctrl_reg);
11893
11894         tp->pci_chip_rev_id = (misc_ctrl_reg >>
11895                                MISC_HOST_CTRL_CHIPREV_SHIFT);
11896         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_USE_PROD_ID_REG) {
11897                 u32 prod_id_asic_rev;
11898
11899                 pci_read_config_dword(tp->pdev, TG3PCI_PRODID_ASICREV,
11900                                       &prod_id_asic_rev);
11901                 tp->pci_chip_rev_id = prod_id_asic_rev;
11902         }
11903
11904         /* Wrong chip ID in 5752 A0. This code can be removed later
11905          * as A0 is not in production.
11906          */
11907         if (tp->pci_chip_rev_id == CHIPREV_ID_5752_A0_HW)
11908                 tp->pci_chip_rev_id = CHIPREV_ID_5752_A0;
11909
11910         /* If we have 5702/03 A1 or A2 on certain ICH chipsets,
11911          * we need to disable memory and use config. cycles
11912          * only to access all registers. The 5702/03 chips
11913          * can mistakenly decode the special cycles from the
11914          * ICH chipsets as memory write cycles, causing corruption
11915          * of register and memory space. Only certain ICH bridges
11916          * will drive special cycles with non-zero data during the
11917          * address phase which can fall within the 5703's address
11918          * range. This is not an ICH bug as the PCI spec allows
11919          * non-zero address during special cycles. However, only
11920          * these ICH bridges are known to drive non-zero addresses
11921          * during special cycles.
11922          *
11923          * Since special cycles do not cross PCI bridges, we only
11924          * enable this workaround if the 5703 is on the secondary
11925          * bus of these ICH bridges.
11926          */
11927         if ((tp->pci_chip_rev_id == CHIPREV_ID_5703_A1) ||
11928             (tp->pci_chip_rev_id == CHIPREV_ID_5703_A2)) {
11929                 static struct tg3_dev_id {
11930                         u32     vendor;
11931                         u32     device;
11932                         u32     rev;
11933                 } ich_chipsets[] = {
11934                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AA_8,
11935                           PCI_ANY_ID },
11936                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AB_8,
11937                           PCI_ANY_ID },
11938                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_11,
11939                           0xa },
11940                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_6,
11941                           PCI_ANY_ID },
11942                         { },
11943                 };
11944                 struct tg3_dev_id *pci_id = &ich_chipsets[0];
11945                 struct pci_dev *bridge = NULL;
11946
11947                 while (pci_id->vendor != 0) {
11948                         bridge = pci_get_device(pci_id->vendor, pci_id->device,
11949                                                 bridge);
11950                         if (!bridge) {
11951                                 pci_id++;
11952                                 continue;
11953                         }
11954                         if (pci_id->rev != PCI_ANY_ID) {
11955                                 if (bridge->revision > pci_id->rev)
11956                                         continue;
11957                         }
11958                         if (bridge->subordinate &&
11959                             (bridge->subordinate->number ==
11960                              tp->pdev->bus->number)) {
11961
11962                                 tp->tg3_flags2 |= TG3_FLG2_ICH_WORKAROUND;
11963                                 pci_dev_put(bridge);
11964                                 break;
11965                         }
11966                 }
11967         }
11968
11969         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701)) {
11970                 static struct tg3_dev_id {
11971                         u32     vendor;
11972                         u32     device;
11973                 } bridge_chipsets[] = {
11974                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_0 },
11975                         { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_1 },
11976                         { },
11977                 };
11978                 struct tg3_dev_id *pci_id = &bridge_chipsets[0];
11979                 struct pci_dev *bridge = NULL;
11980
11981                 while (pci_id->vendor != 0) {
11982                         bridge = pci_get_device(pci_id->vendor,
11983                                                 pci_id->device,
11984                                                 bridge);
11985                         if (!bridge) {
11986                                 pci_id++;
11987                                 continue;
11988                         }
11989                         if (bridge->subordinate &&
11990                             (bridge->subordinate->number <=
11991                              tp->pdev->bus->number) &&
11992                             (bridge->subordinate->subordinate >=
11993                              tp->pdev->bus->number)) {
11994                                 tp->tg3_flags3 |= TG3_FLG3_5701_DMA_BUG;
11995                                 pci_dev_put(bridge);
11996                                 break;
11997                         }
11998                 }
11999         }
12000
12001         /* The EPB bridge inside 5714, 5715, and 5780 cannot support
12002          * DMA addresses > 40-bit. This bridge may have other additional
12003          * 57xx devices behind it in some 4-port NIC designs for example.
12004          * Any tg3 device found behind the bridge will also need the 40-bit
12005          * DMA workaround.
12006          */
12007         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780 ||
12008             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714) {
12009                 tp->tg3_flags2 |= TG3_FLG2_5780_CLASS;
12010                 tp->tg3_flags |= TG3_FLAG_40BIT_DMA_BUG;
12011                 tp->msi_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_MSI);
12012         }
12013         else {
12014                 struct pci_dev *bridge = NULL;
12015
12016                 do {
12017                         bridge = pci_get_device(PCI_VENDOR_ID_SERVERWORKS,
12018                                                 PCI_DEVICE_ID_SERVERWORKS_EPB,
12019                                                 bridge);
12020                         if (bridge && bridge->subordinate &&
12021                             (bridge->subordinate->number <=
12022                              tp->pdev->bus->number) &&
12023                             (bridge->subordinate->subordinate >=
12024                              tp->pdev->bus->number)) {
12025                                 tp->tg3_flags |= TG3_FLAG_40BIT_DMA_BUG;
12026                                 pci_dev_put(bridge);
12027                                 break;
12028                         }
12029                 } while (bridge);
12030         }
12031
12032         /* Initialize misc host control in PCI block. */
12033         tp->misc_host_ctrl |= (misc_ctrl_reg &
12034                                MISC_HOST_CTRL_CHIPREV);
12035         pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
12036                                tp->misc_host_ctrl);
12037
12038         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) ||
12039             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714))
12040                 tp->pdev_peer = tg3_find_peer(tp);
12041
12042         /* Intentionally exclude ASIC_REV_5906 */
12043         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
12044             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787 ||
12045             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 ||
12046             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5761 ||
12047             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785 ||
12048             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780)
12049                 tp->tg3_flags3 |= TG3_FLG3_5755_PLUS;
12050
12051         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750 ||
12052             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752 ||
12053             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906 ||
12054             (tp->tg3_flags3 & TG3_FLG3_5755_PLUS) ||
12055             (tp->tg3_flags2 & TG3_FLG2_5780_CLASS))
12056                 tp->tg3_flags2 |= TG3_FLG2_5750_PLUS;
12057
12058         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) ||
12059             (tp->tg3_flags2 & TG3_FLG2_5750_PLUS))
12060                 tp->tg3_flags2 |= TG3_FLG2_5705_PLUS;
12061
12062         /* 5700 B0 chips do not support checksumming correctly due
12063          * to hardware bugs.
12064          */
12065         if (tp->pci_chip_rev_id == CHIPREV_ID_5700_B0)
12066                 tp->tg3_flags |= TG3_FLAG_BROKEN_CHECKSUMS;
12067         else {
12068                 tp->tg3_flags |= TG3_FLAG_RX_CHECKSUMS;
12069                 tp->dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG;
12070                 if (tp->tg3_flags3 & TG3_FLG3_5755_PLUS)
12071                         tp->dev->features |= NETIF_F_IPV6_CSUM;
12072         }
12073
12074         if (tp->tg3_flags2 & TG3_FLG2_5750_PLUS) {
12075                 tp->tg3_flags |= TG3_FLAG_SUPPORT_MSI;
12076                 if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_AX ||
12077                     GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5750_BX ||
12078                     (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714 &&
12079                      tp->pci_chip_rev_id <= CHIPREV_ID_5714_A2 &&
12080                      tp->pdev_peer == tp->pdev))
12081                         tp->tg3_flags &= ~TG3_FLAG_SUPPORT_MSI;
12082
12083                 if ((tp->tg3_flags3 & TG3_FLG3_5755_PLUS) ||
12084                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
12085                         tp->tg3_flags2 |= TG3_FLG2_HW_TSO_2;
12086                         tp->tg3_flags2 |= TG3_FLG2_1SHOT_MSI;
12087                 } else {
12088                         tp->tg3_flags2 |= TG3_FLG2_HW_TSO_1 | TG3_FLG2_TSO_BUG;
12089                         if (GET_ASIC_REV(tp->pci_chip_rev_id) ==
12090                                 ASIC_REV_5750 &&
12091                             tp->pci_chip_rev_id >= CHIPREV_ID_5750_C2)
12092                                 tp->tg3_flags2 &= ~TG3_FLG2_TSO_BUG;
12093                 }
12094         }
12095
12096         if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS) ||
12097              (tp->tg3_flags2 & TG3_FLG2_5780_CLASS))
12098                 tp->tg3_flags |= TG3_FLAG_JUMBO_CAPABLE;
12099
12100         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
12101                               &pci_state_reg);
12102
12103         tp->pcie_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_EXP);
12104         if (tp->pcie_cap != 0) {
12105                 u16 lnkctl;
12106
12107                 tp->tg3_flags2 |= TG3_FLG2_PCI_EXPRESS;
12108
12109                 pcie_set_readrq(tp->pdev, 4096);
12110
12111                 pci_read_config_word(tp->pdev,
12112                                      tp->pcie_cap + PCI_EXP_LNKCTL,
12113                                      &lnkctl);
12114                 if (lnkctl & PCI_EXP_LNKCTL_CLKREQ_EN) {
12115                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
12116                                 tp->tg3_flags2 &= ~TG3_FLG2_HW_TSO_2;
12117                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 ||
12118                             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5761 ||
12119                             tp->pci_chip_rev_id == CHIPREV_ID_57780_A0 ||
12120                             tp->pci_chip_rev_id == CHIPREV_ID_57780_A1)
12121                                 tp->tg3_flags3 |= TG3_FLG3_CLKREQ_BUG;
12122                 }
12123         } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785) {
12124                 tp->tg3_flags2 |= TG3_FLG2_PCI_EXPRESS;
12125         } else if (!(tp->tg3_flags2 & TG3_FLG2_5705_PLUS) ||
12126                    (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)) {
12127                 tp->pcix_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_PCIX);
12128                 if (!tp->pcix_cap) {
12129                         printk(KERN_ERR PFX "Cannot find PCI-X "
12130                                             "capability, aborting.\n");
12131                         return -EIO;
12132                 }
12133
12134                 if (!(pci_state_reg & PCISTATE_CONV_PCI_MODE))
12135                         tp->tg3_flags |= TG3_FLAG_PCIX_MODE;
12136         }
12137
12138         /* If we have an AMD 762 or VIA K8T800 chipset, write
12139          * reordering to the mailbox registers done by the host
12140          * controller can cause major troubles.  We read back from
12141          * every mailbox register write to force the writes to be
12142          * posted to the chip in order.
12143          */
12144         if (pci_dev_present(write_reorder_chipsets) &&
12145             !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS))
12146                 tp->tg3_flags |= TG3_FLAG_MBOX_WRITE_REORDER;
12147
12148         pci_read_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE,
12149                              &tp->pci_cacheline_sz);
12150         pci_read_config_byte(tp->pdev, PCI_LATENCY_TIMER,
12151                              &tp->pci_lat_timer);
12152         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 &&
12153             tp->pci_lat_timer < 64) {
12154                 tp->pci_lat_timer = 64;
12155                 pci_write_config_byte(tp->pdev, PCI_LATENCY_TIMER,
12156                                       tp->pci_lat_timer);
12157         }
12158
12159         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5700_BX) {
12160                 /* 5700 BX chips need to have their TX producer index
12161                  * mailboxes written twice to workaround a bug.
12162                  */
12163                 tp->tg3_flags |= TG3_FLAG_TXD_MBOX_HWBUG;
12164
12165                 /* If we are in PCI-X mode, enable register write workaround.
12166                  *
12167                  * The workaround is to use indirect register accesses
12168                  * for all chip writes not to mailbox registers.
12169                  */
12170                 if (tp->tg3_flags & TG3_FLAG_PCIX_MODE) {
12171                         u32 pm_reg;
12172
12173                         tp->tg3_flags |= TG3_FLAG_PCIX_TARGET_HWBUG;
12174
12175                         /* The chip can have it's power management PCI config
12176                          * space registers clobbered due to this bug.
12177                          * So explicitly force the chip into D0 here.
12178                          */
12179                         pci_read_config_dword(tp->pdev,
12180                                               tp->pm_cap + PCI_PM_CTRL,
12181                                               &pm_reg);
12182                         pm_reg &= ~PCI_PM_CTRL_STATE_MASK;
12183                         pm_reg |= PCI_PM_CTRL_PME_ENABLE | 0 /* D0 */;
12184                         pci_write_config_dword(tp->pdev,
12185                                                tp->pm_cap + PCI_PM_CTRL,
12186                                                pm_reg);
12187
12188                         /* Also, force SERR#/PERR# in PCI command. */
12189                         pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
12190                         pci_cmd |= PCI_COMMAND_PARITY | PCI_COMMAND_SERR;
12191                         pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
12192                 }
12193         }
12194
12195         if ((pci_state_reg & PCISTATE_BUS_SPEED_HIGH) != 0)
12196                 tp->tg3_flags |= TG3_FLAG_PCI_HIGH_SPEED;
12197         if ((pci_state_reg & PCISTATE_BUS_32BIT) != 0)
12198                 tp->tg3_flags |= TG3_FLAG_PCI_32BIT;
12199
12200         /* Chip-specific fixup from Broadcom driver */
12201         if ((tp->pci_chip_rev_id == CHIPREV_ID_5704_A0) &&
12202             (!(pci_state_reg & PCISTATE_RETRY_SAME_DMA))) {
12203                 pci_state_reg |= PCISTATE_RETRY_SAME_DMA;
12204                 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, pci_state_reg);
12205         }
12206
12207         /* Default fast path register access methods */
12208         tp->read32 = tg3_read32;
12209         tp->write32 = tg3_write32;
12210         tp->read32_mbox = tg3_read32;
12211         tp->write32_mbox = tg3_write32;
12212         tp->write32_tx_mbox = tg3_write32;
12213         tp->write32_rx_mbox = tg3_write32;
12214
12215         /* Various workaround register access methods */
12216         if (tp->tg3_flags & TG3_FLAG_PCIX_TARGET_HWBUG)
12217                 tp->write32 = tg3_write_indirect_reg32;
12218         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 ||
12219                  ((tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) &&
12220                   tp->pci_chip_rev_id == CHIPREV_ID_5750_A0)) {
12221                 /*
12222                  * Back to back register writes can cause problems on these
12223                  * chips, the workaround is to read back all reg writes
12224                  * except those to mailbox regs.
12225                  *
12226                  * See tg3_write_indirect_reg32().
12227                  */
12228                 tp->write32 = tg3_write_flush_reg32;
12229         }
12230
12231
12232         if ((tp->tg3_flags & TG3_FLAG_TXD_MBOX_HWBUG) ||
12233             (tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER)) {
12234                 tp->write32_tx_mbox = tg3_write32_tx_mbox;
12235                 if (tp->tg3_flags & TG3_FLAG_MBOX_WRITE_REORDER)
12236                         tp->write32_rx_mbox = tg3_write_flush_reg32;
12237         }
12238
12239         if (tp->tg3_flags2 & TG3_FLG2_ICH_WORKAROUND) {
12240                 tp->read32 = tg3_read_indirect_reg32;
12241                 tp->write32 = tg3_write_indirect_reg32;
12242                 tp->read32_mbox = tg3_read_indirect_mbox;
12243                 tp->write32_mbox = tg3_write_indirect_mbox;
12244                 tp->write32_tx_mbox = tg3_write_indirect_mbox;
12245                 tp->write32_rx_mbox = tg3_write_indirect_mbox;
12246
12247                 iounmap(tp->regs);
12248                 tp->regs = NULL;
12249
12250                 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
12251                 pci_cmd &= ~PCI_COMMAND_MEMORY;
12252                 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
12253         }
12254         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
12255                 tp->read32_mbox = tg3_read32_mbox_5906;
12256                 tp->write32_mbox = tg3_write32_mbox_5906;
12257                 tp->write32_tx_mbox = tg3_write32_mbox_5906;
12258                 tp->write32_rx_mbox = tg3_write32_mbox_5906;
12259         }
12260
12261         if (tp->write32 == tg3_write_indirect_reg32 ||
12262             ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) &&
12263              (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
12264               GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701)))
12265                 tp->tg3_flags |= TG3_FLAG_SRAM_USE_CONFIG;
12266
12267         /* Get eeprom hw config before calling tg3_set_power_state().
12268          * In particular, the TG3_FLG2_IS_NIC flag must be
12269          * determined before calling tg3_set_power_state() so that
12270          * we know whether or not to switch out of Vaux power.
12271          * When the flag is set, it means that GPIO1 is used for eeprom
12272          * write protect and also implies that it is a LOM where GPIOs
12273          * are not used to switch power.
12274          */
12275         tg3_get_eeprom_hw_cfg(tp);
12276
12277         if (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE) {
12278                 /* Allow reads and writes to the
12279                  * APE register and memory space.
12280                  */
12281                 pci_state_reg |= PCISTATE_ALLOW_APE_CTLSPC_WR |
12282                                  PCISTATE_ALLOW_APE_SHMEM_WR;
12283                 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE,
12284                                        pci_state_reg);
12285         }
12286
12287         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 ||
12288             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5761 ||
12289             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785 ||
12290             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780)
12291                 tp->tg3_flags |= TG3_FLAG_CPMU_PRESENT;
12292
12293         /* Set up tp->grc_local_ctrl before calling tg3_set_power_state().
12294          * GPIO1 driven high will bring 5700's external PHY out of reset.
12295          * It is also used as eeprom write protect on LOMs.
12296          */
12297         tp->grc_local_ctrl = GRC_LCLCTRL_INT_ON_ATTN | GRC_LCLCTRL_AUTO_SEEPROM;
12298         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) ||
12299             (tp->tg3_flags & TG3_FLAG_EEPROM_WRITE_PROT))
12300                 tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
12301                                        GRC_LCLCTRL_GPIO_OUTPUT1);
12302         /* Unused GPIO3 must be driven as output on 5752 because there
12303          * are no pull-up resistors on unused GPIO pins.
12304          */
12305         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752)
12306                 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
12307
12308         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
12309             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780)
12310                 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_UART_SEL;
12311
12312         if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761 ||
12313             tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761S) {
12314                 /* Turn off the debug UART. */
12315                 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_UART_SEL;
12316                 if (tp->tg3_flags2 & TG3_FLG2_IS_NIC)
12317                         /* Keep VMain power. */
12318                         tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE0 |
12319                                               GRC_LCLCTRL_GPIO_OUTPUT0;
12320         }
12321
12322         /* Force the chip into D0. */
12323         err = tg3_set_power_state(tp, PCI_D0);
12324         if (err) {
12325                 printk(KERN_ERR PFX "(%s) transition to D0 failed\n",
12326                        pci_name(tp->pdev));
12327                 return err;
12328         }
12329
12330         /* Derive initial jumbo mode from MTU assigned in
12331          * ether_setup() via the alloc_etherdev() call
12332          */
12333         if (tp->dev->mtu > ETH_DATA_LEN &&
12334             !(tp->tg3_flags2 & TG3_FLG2_5780_CLASS))
12335                 tp->tg3_flags |= TG3_FLAG_JUMBO_RING_ENABLE;
12336
12337         /* Determine WakeOnLan speed to use. */
12338         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
12339             tp->pci_chip_rev_id == CHIPREV_ID_5701_A0 ||
12340             tp->pci_chip_rev_id == CHIPREV_ID_5701_B0 ||
12341             tp->pci_chip_rev_id == CHIPREV_ID_5701_B2) {
12342                 tp->tg3_flags &= ~(TG3_FLAG_WOL_SPEED_100MB);
12343         } else {
12344                 tp->tg3_flags |= TG3_FLAG_WOL_SPEED_100MB;
12345         }
12346
12347         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
12348                 tp->tg3_flags3 |= TG3_FLG3_PHY_IS_FET;
12349
12350         /* A few boards don't want Ethernet@WireSpeed phy feature */
12351         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700) ||
12352             ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705) &&
12353              (tp->pci_chip_rev_id != CHIPREV_ID_5705_A0) &&
12354              (tp->pci_chip_rev_id != CHIPREV_ID_5705_A1)) ||
12355             (tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET) ||
12356             (tp->tg3_flags2 & TG3_FLG2_ANY_SERDES))
12357                 tp->tg3_flags2 |= TG3_FLG2_NO_ETH_WIRE_SPEED;
12358
12359         if (GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5703_AX ||
12360             GET_CHIP_REV(tp->pci_chip_rev_id) == CHIPREV_5704_AX)
12361                 tp->tg3_flags2 |= TG3_FLG2_PHY_ADC_BUG;
12362         if (tp->pci_chip_rev_id == CHIPREV_ID_5704_A0)
12363                 tp->tg3_flags2 |= TG3_FLG2_PHY_5704_A0_BUG;
12364
12365         if ((tp->tg3_flags2 & TG3_FLG2_5705_PLUS) &&
12366             !(tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET) &&
12367             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5785 &&
12368             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_57780) {
12369                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755 ||
12370                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5787 ||
12371                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 ||
12372                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5761) {
12373                         if (tp->pdev->device != PCI_DEVICE_ID_TIGON3_5756 &&
12374                             tp->pdev->device != PCI_DEVICE_ID_TIGON3_5722)
12375                                 tp->tg3_flags2 |= TG3_FLG2_PHY_JITTER_BUG;
12376                         if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5755M)
12377                                 tp->tg3_flags2 |= TG3_FLG2_PHY_ADJUST_TRIM;
12378                 } else
12379                         tp->tg3_flags2 |= TG3_FLG2_PHY_BER_BUG;
12380         }
12381
12382         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 &&
12383             GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5784_AX) {
12384                 tp->phy_otp = tg3_read_otp_phycfg(tp);
12385                 if (tp->phy_otp == 0)
12386                         tp->phy_otp = TG3_OTP_DEFAULT;
12387         }
12388
12389         if (tp->tg3_flags & TG3_FLAG_CPMU_PRESENT)
12390                 tp->mi_mode = MAC_MI_MODE_500KHZ_CONST;
12391         else
12392                 tp->mi_mode = MAC_MI_MODE_BASE;
12393
12394         tp->coalesce_mode = 0;
12395         if (GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5700_AX &&
12396             GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5700_BX)
12397                 tp->coalesce_mode |= HOSTCC_MODE_32BYTE;
12398
12399         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785 ||
12400             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780)
12401                 tp->tg3_flags3 |= TG3_FLG3_USE_PHYLIB;
12402
12403         if ((tp->pci_chip_rev_id == CHIPREV_ID_57780_A1 &&
12404              tr32(RCVLPC_STATS_ENABLE) & RCVLPC_STATSENAB_ASF_FIX) ||
12405             tp->pci_chip_rev_id == CHIPREV_ID_57780_A0)
12406                 tp->tg3_flags3 |= TG3_FLG3_TOGGLE_10_100_L1PLLPD;
12407
12408         err = tg3_mdio_init(tp);
12409         if (err)
12410                 return err;
12411
12412         /* Initialize data/descriptor byte/word swapping. */
12413         val = tr32(GRC_MODE);
12414         val &= GRC_MODE_HOST_STACKUP;
12415         tw32(GRC_MODE, val | tp->grc_mode);
12416
12417         tg3_switch_clocks(tp);
12418
12419         /* Clear this out for sanity. */
12420         tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
12421
12422         pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
12423                               &pci_state_reg);
12424         if ((pci_state_reg & PCISTATE_CONV_PCI_MODE) == 0 &&
12425             (tp->tg3_flags & TG3_FLAG_PCIX_TARGET_HWBUG) == 0) {
12426                 u32 chiprevid = GET_CHIP_REV_ID(tp->misc_host_ctrl);
12427
12428                 if (chiprevid == CHIPREV_ID_5701_A0 ||
12429                     chiprevid == CHIPREV_ID_5701_B0 ||
12430                     chiprevid == CHIPREV_ID_5701_B2 ||
12431                     chiprevid == CHIPREV_ID_5701_B5) {
12432                         void __iomem *sram_base;
12433
12434                         /* Write some dummy words into the SRAM status block
12435                          * area, see if it reads back correctly.  If the return
12436                          * value is bad, force enable the PCIX workaround.
12437                          */
12438                         sram_base = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_STATS_BLK;
12439
12440                         writel(0x00000000, sram_base);
12441                         writel(0x00000000, sram_base + 4);
12442                         writel(0xffffffff, sram_base + 4);
12443                         if (readl(sram_base) != 0x00000000)
12444                                 tp->tg3_flags |= TG3_FLAG_PCIX_TARGET_HWBUG;
12445                 }
12446         }
12447
12448         udelay(50);
12449         tg3_nvram_init(tp);
12450
12451         grc_misc_cfg = tr32(GRC_MISC_CFG);
12452         grc_misc_cfg &= GRC_MISC_CFG_BOARD_ID_MASK;
12453
12454         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
12455             (grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788 ||
12456              grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788M))
12457                 tp->tg3_flags2 |= TG3_FLG2_IS_5788;
12458
12459         if (!(tp->tg3_flags2 & TG3_FLG2_IS_5788) &&
12460             (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700))
12461                 tp->tg3_flags |= TG3_FLAG_TAGGED_STATUS;
12462         if (tp->tg3_flags & TG3_FLAG_TAGGED_STATUS) {
12463                 tp->coalesce_mode |= (HOSTCC_MODE_CLRTICK_RXBD |
12464                                       HOSTCC_MODE_CLRTICK_TXBD);
12465
12466                 tp->misc_host_ctrl |= MISC_HOST_CTRL_TAGGED_STATUS;
12467                 pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
12468                                        tp->misc_host_ctrl);
12469         }
12470
12471         /* Preserve the APE MAC_MODE bits */
12472         if (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE)
12473                 tp->mac_mode = tr32(MAC_MODE) |
12474                                MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
12475         else
12476                 tp->mac_mode = TG3_DEF_MAC_MODE;
12477
12478         /* these are limited to 10/100 only */
12479         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 &&
12480              (grc_misc_cfg == 0x8000 || grc_misc_cfg == 0x4000)) ||
12481             (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 &&
12482              tp->pdev->vendor == PCI_VENDOR_ID_BROADCOM &&
12483              (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5901 ||
12484               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5901_2 ||
12485               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5705F)) ||
12486             (tp->pdev->vendor == PCI_VENDOR_ID_BROADCOM &&
12487              (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5751F ||
12488               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5753F ||
12489               tp->pdev->device == PCI_DEVICE_ID_TIGON3_5787F)) ||
12490             tp->pdev->device == TG3PCI_DEVICE_TIGON3_57790 ||
12491             (tp->tg3_flags3 & TG3_FLG3_PHY_IS_FET))
12492                 tp->tg3_flags |= TG3_FLAG_10_100_ONLY;
12493
12494         err = tg3_phy_probe(tp);
12495         if (err) {
12496                 printk(KERN_ERR PFX "(%s) phy probe failed, err %d\n",
12497                        pci_name(tp->pdev), err);
12498                 /* ... but do not return immediately ... */
12499                 tg3_mdio_fini(tp);
12500         }
12501
12502         tg3_read_partno(tp);
12503         tg3_read_fw_ver(tp);
12504
12505         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES) {
12506                 tp->tg3_flags &= ~TG3_FLAG_USE_MI_INTERRUPT;
12507         } else {
12508                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700)
12509                         tp->tg3_flags |= TG3_FLAG_USE_MI_INTERRUPT;
12510                 else
12511                         tp->tg3_flags &= ~TG3_FLAG_USE_MI_INTERRUPT;
12512         }
12513
12514         /* 5700 {AX,BX} chips have a broken status block link
12515          * change bit implementation, so we must use the
12516          * status register in those cases.
12517          */
12518         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700)
12519                 tp->tg3_flags |= TG3_FLAG_USE_LINKCHG_REG;
12520         else
12521                 tp->tg3_flags &= ~TG3_FLAG_USE_LINKCHG_REG;
12522
12523         /* The led_ctrl is set during tg3_phy_probe, here we might
12524          * have to force the link status polling mechanism based
12525          * upon subsystem IDs.
12526          */
12527         if (tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL &&
12528             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 &&
12529             !(tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)) {
12530                 tp->tg3_flags |= (TG3_FLAG_USE_MI_INTERRUPT |
12531                                   TG3_FLAG_USE_LINKCHG_REG);
12532         }
12533
12534         /* For all SERDES we poll the MAC status register. */
12535         if (tp->tg3_flags2 & TG3_FLG2_PHY_SERDES)
12536                 tp->tg3_flags |= TG3_FLAG_POLL_SERDES;
12537         else
12538                 tp->tg3_flags &= ~TG3_FLAG_POLL_SERDES;
12539
12540         tp->rx_offset = NET_IP_ALIGN;
12541         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 &&
12542             (tp->tg3_flags & TG3_FLAG_PCIX_MODE) != 0)
12543                 tp->rx_offset = 0;
12544
12545         tp->rx_std_max_post = TG3_RX_RING_SIZE;
12546
12547         /* Increment the rx prod index on the rx std ring by at most
12548          * 8 for these chips to workaround hw errata.
12549          */
12550         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750 ||
12551             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5752 ||
12552             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5755)
12553                 tp->rx_std_max_post = 8;
12554
12555         if (tp->tg3_flags & TG3_FLAG_ASPM_WORKAROUND)
12556                 tp->pwrmgmt_thresh = tr32(PCIE_PWR_MGMT_THRESH) &
12557                                      PCIE_PWR_MGMT_L1_THRESH_MSK;
12558
12559         return err;
12560 }
12561
12562 #ifdef CONFIG_SPARC
12563 static int __devinit tg3_get_macaddr_sparc(struct tg3 *tp)
12564 {
12565         struct net_device *dev = tp->dev;
12566         struct pci_dev *pdev = tp->pdev;
12567         struct device_node *dp = pci_device_to_OF_node(pdev);
12568         const unsigned char *addr;
12569         int len;
12570
12571         addr = of_get_property(dp, "local-mac-address", &len);
12572         if (addr && len == 6) {
12573                 memcpy(dev->dev_addr, addr, 6);
12574                 memcpy(dev->perm_addr, dev->dev_addr, 6);
12575                 return 0;
12576         }
12577         return -ENODEV;
12578 }
12579
12580 static int __devinit tg3_get_default_macaddr_sparc(struct tg3 *tp)
12581 {
12582         struct net_device *dev = tp->dev;
12583
12584         memcpy(dev->dev_addr, idprom->id_ethaddr, 6);
12585         memcpy(dev->perm_addr, idprom->id_ethaddr, 6);
12586         return 0;
12587 }
12588 #endif
12589
12590 static int __devinit tg3_get_device_address(struct tg3 *tp)
12591 {
12592         struct net_device *dev = tp->dev;
12593         u32 hi, lo, mac_offset;
12594         int addr_ok = 0;
12595
12596 #ifdef CONFIG_SPARC
12597         if (!tg3_get_macaddr_sparc(tp))
12598                 return 0;
12599 #endif
12600
12601         mac_offset = 0x7c;
12602         if ((GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) ||
12603             (tp->tg3_flags2 & TG3_FLG2_5780_CLASS)) {
12604                 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
12605                         mac_offset = 0xcc;
12606                 if (tg3_nvram_lock(tp))
12607                         tw32_f(NVRAM_CMD, NVRAM_CMD_RESET);
12608                 else
12609                         tg3_nvram_unlock(tp);
12610         }
12611         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
12612                 mac_offset = 0x10;
12613
12614         /* First try to get it from MAC address mailbox. */
12615         tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_HIGH_MBOX, &hi);
12616         if ((hi >> 16) == 0x484b) {
12617                 dev->dev_addr[0] = (hi >>  8) & 0xff;
12618                 dev->dev_addr[1] = (hi >>  0) & 0xff;
12619
12620                 tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_LOW_MBOX, &lo);
12621                 dev->dev_addr[2] = (lo >> 24) & 0xff;
12622                 dev->dev_addr[3] = (lo >> 16) & 0xff;
12623                 dev->dev_addr[4] = (lo >>  8) & 0xff;
12624                 dev->dev_addr[5] = (lo >>  0) & 0xff;
12625
12626                 /* Some old bootcode may report a 0 MAC address in SRAM */
12627                 addr_ok = is_valid_ether_addr(&dev->dev_addr[0]);
12628         }
12629         if (!addr_ok) {
12630                 /* Next, try NVRAM. */
12631                 if (!(tp->tg3_flags3 & TG3_FLG3_NO_NVRAM) &&
12632                     !tg3_nvram_read_be32(tp, mac_offset + 0, &hi) &&
12633                     !tg3_nvram_read_be32(tp, mac_offset + 4, &lo)) {
12634                         memcpy(&dev->dev_addr[0], ((char *)&hi) + 2, 2);
12635                         memcpy(&dev->dev_addr[2], (char *)&lo, sizeof(lo));
12636                 }
12637                 /* Finally just fetch it out of the MAC control regs. */
12638                 else {
12639                         hi = tr32(MAC_ADDR_0_HIGH);
12640                         lo = tr32(MAC_ADDR_0_LOW);
12641
12642                         dev->dev_addr[5] = lo & 0xff;
12643                         dev->dev_addr[4] = (lo >> 8) & 0xff;
12644                         dev->dev_addr[3] = (lo >> 16) & 0xff;
12645                         dev->dev_addr[2] = (lo >> 24) & 0xff;
12646                         dev->dev_addr[1] = hi & 0xff;
12647                         dev->dev_addr[0] = (hi >> 8) & 0xff;
12648                 }
12649         }
12650
12651         if (!is_valid_ether_addr(&dev->dev_addr[0])) {
12652 #ifdef CONFIG_SPARC
12653                 if (!tg3_get_default_macaddr_sparc(tp))
12654                         return 0;
12655 #endif
12656                 return -EINVAL;
12657         }
12658         memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
12659         return 0;
12660 }
12661
12662 #define BOUNDARY_SINGLE_CACHELINE       1
12663 #define BOUNDARY_MULTI_CACHELINE        2
12664
12665 static u32 __devinit tg3_calc_dma_bndry(struct tg3 *tp, u32 val)
12666 {
12667         int cacheline_size;
12668         u8 byte;
12669         int goal;
12670
12671         pci_read_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE, &byte);
12672         if (byte == 0)
12673                 cacheline_size = 1024;
12674         else
12675                 cacheline_size = (int) byte * 4;
12676
12677         /* On 5703 and later chips, the boundary bits have no
12678          * effect.
12679          */
12680         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
12681             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701 &&
12682             !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS))
12683                 goto out;
12684
12685 #if defined(CONFIG_PPC64) || defined(CONFIG_IA64) || defined(CONFIG_PARISC)
12686         goal = BOUNDARY_MULTI_CACHELINE;
12687 #else
12688 #if defined(CONFIG_SPARC64) || defined(CONFIG_ALPHA)
12689         goal = BOUNDARY_SINGLE_CACHELINE;
12690 #else
12691         goal = 0;
12692 #endif
12693 #endif
12694
12695         if (!goal)
12696                 goto out;
12697
12698         /* PCI controllers on most RISC systems tend to disconnect
12699          * when a device tries to burst across a cache-line boundary.
12700          * Therefore, letting tg3 do so just wastes PCI bandwidth.
12701          *
12702          * Unfortunately, for PCI-E there are only limited
12703          * write-side controls for this, and thus for reads
12704          * we will still get the disconnects.  We'll also waste
12705          * these PCI cycles for both read and write for chips
12706          * other than 5700 and 5701 which do not implement the
12707          * boundary bits.
12708          */
12709         if ((tp->tg3_flags & TG3_FLAG_PCIX_MODE) &&
12710             !(tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS)) {
12711                 switch (cacheline_size) {
12712                 case 16:
12713                 case 32:
12714                 case 64:
12715                 case 128:
12716                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
12717                                 val |= (DMA_RWCTRL_READ_BNDRY_128_PCIX |
12718                                         DMA_RWCTRL_WRITE_BNDRY_128_PCIX);
12719                         } else {
12720                                 val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
12721                                         DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
12722                         }
12723                         break;
12724
12725                 case 256:
12726                         val |= (DMA_RWCTRL_READ_BNDRY_256_PCIX |
12727                                 DMA_RWCTRL_WRITE_BNDRY_256_PCIX);
12728                         break;
12729
12730                 default:
12731                         val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
12732                                 DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
12733                         break;
12734                 }
12735         } else if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
12736                 switch (cacheline_size) {
12737                 case 16:
12738                 case 32:
12739                 case 64:
12740                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
12741                                 val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
12742                                 val |= DMA_RWCTRL_WRITE_BNDRY_64_PCIE;
12743                                 break;
12744                         }
12745                         /* fallthrough */
12746                 case 128:
12747                 default:
12748                         val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
12749                         val |= DMA_RWCTRL_WRITE_BNDRY_128_PCIE;
12750                         break;
12751                 }
12752         } else {
12753                 switch (cacheline_size) {
12754                 case 16:
12755                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
12756                                 val |= (DMA_RWCTRL_READ_BNDRY_16 |
12757                                         DMA_RWCTRL_WRITE_BNDRY_16);
12758                                 break;
12759                         }
12760                         /* fallthrough */
12761                 case 32:
12762                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
12763                                 val |= (DMA_RWCTRL_READ_BNDRY_32 |
12764                                         DMA_RWCTRL_WRITE_BNDRY_32);
12765                                 break;
12766                         }
12767                         /* fallthrough */
12768                 case 64:
12769                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
12770                                 val |= (DMA_RWCTRL_READ_BNDRY_64 |
12771                                         DMA_RWCTRL_WRITE_BNDRY_64);
12772                                 break;
12773                         }
12774                         /* fallthrough */
12775                 case 128:
12776                         if (goal == BOUNDARY_SINGLE_CACHELINE) {
12777                                 val |= (DMA_RWCTRL_READ_BNDRY_128 |
12778                                         DMA_RWCTRL_WRITE_BNDRY_128);
12779                                 break;
12780                         }
12781                         /* fallthrough */
12782                 case 256:
12783                         val |= (DMA_RWCTRL_READ_BNDRY_256 |
12784                                 DMA_RWCTRL_WRITE_BNDRY_256);
12785                         break;
12786                 case 512:
12787                         val |= (DMA_RWCTRL_READ_BNDRY_512 |
12788                                 DMA_RWCTRL_WRITE_BNDRY_512);
12789                         break;
12790                 case 1024:
12791                 default:
12792                         val |= (DMA_RWCTRL_READ_BNDRY_1024 |
12793                                 DMA_RWCTRL_WRITE_BNDRY_1024);
12794                         break;
12795                 }
12796         }
12797
12798 out:
12799         return val;
12800 }
12801
12802 static int __devinit tg3_do_test_dma(struct tg3 *tp, u32 *buf, dma_addr_t buf_dma, int size, int to_device)
12803 {
12804         struct tg3_internal_buffer_desc test_desc;
12805         u32 sram_dma_descs;
12806         int i, ret;
12807
12808         sram_dma_descs = NIC_SRAM_DMA_DESC_POOL_BASE;
12809
12810         tw32(FTQ_RCVBD_COMP_FIFO_ENQDEQ, 0);
12811         tw32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ, 0);
12812         tw32(RDMAC_STATUS, 0);
12813         tw32(WDMAC_STATUS, 0);
12814
12815         tw32(BUFMGR_MODE, 0);
12816         tw32(FTQ_RESET, 0);
12817
12818         test_desc.addr_hi = ((u64) buf_dma) >> 32;
12819         test_desc.addr_lo = buf_dma & 0xffffffff;
12820         test_desc.nic_mbuf = 0x00002100;
12821         test_desc.len = size;
12822
12823         /*
12824          * HP ZX1 was seeing test failures for 5701 cards running at 33Mhz
12825          * the *second* time the tg3 driver was getting loaded after an
12826          * initial scan.
12827          *
12828          * Broadcom tells me:
12829          *   ...the DMA engine is connected to the GRC block and a DMA
12830          *   reset may affect the GRC block in some unpredictable way...
12831          *   The behavior of resets to individual blocks has not been tested.
12832          *
12833          * Broadcom noted the GRC reset will also reset all sub-components.
12834          */
12835         if (to_device) {
12836                 test_desc.cqid_sqid = (13 << 8) | 2;
12837
12838                 tw32_f(RDMAC_MODE, RDMAC_MODE_ENABLE);
12839                 udelay(40);
12840         } else {
12841                 test_desc.cqid_sqid = (16 << 8) | 7;
12842
12843                 tw32_f(WDMAC_MODE, WDMAC_MODE_ENABLE);
12844                 udelay(40);
12845         }
12846         test_desc.flags = 0x00000005;
12847
12848         for (i = 0; i < (sizeof(test_desc) / sizeof(u32)); i++) {
12849                 u32 val;
12850
12851                 val = *(((u32 *)&test_desc) + i);
12852                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR,
12853                                        sram_dma_descs + (i * sizeof(u32)));
12854                 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
12855         }
12856         pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
12857
12858         if (to_device) {
12859                 tw32(FTQ_DMA_HIGH_READ_FIFO_ENQDEQ, sram_dma_descs);
12860         } else {
12861                 tw32(FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ, sram_dma_descs);
12862         }
12863
12864         ret = -ENODEV;
12865         for (i = 0; i < 40; i++) {
12866                 u32 val;
12867
12868                 if (to_device)
12869                         val = tr32(FTQ_RCVBD_COMP_FIFO_ENQDEQ);
12870                 else
12871                         val = tr32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ);
12872                 if ((val & 0xffff) == sram_dma_descs) {
12873                         ret = 0;
12874                         break;
12875                 }
12876
12877                 udelay(100);
12878         }
12879
12880         return ret;
12881 }
12882
12883 #define TEST_BUFFER_SIZE        0x2000
12884
12885 static int __devinit tg3_test_dma(struct tg3 *tp)
12886 {
12887         dma_addr_t buf_dma;
12888         u32 *buf, saved_dma_rwctrl;
12889         int ret;
12890
12891         buf = pci_alloc_consistent(tp->pdev, TEST_BUFFER_SIZE, &buf_dma);
12892         if (!buf) {
12893                 ret = -ENOMEM;
12894                 goto out_nofree;
12895         }
12896
12897         tp->dma_rwctrl = ((0x7 << DMA_RWCTRL_PCI_WRITE_CMD_SHIFT) |
12898                           (0x6 << DMA_RWCTRL_PCI_READ_CMD_SHIFT));
12899
12900         tp->dma_rwctrl = tg3_calc_dma_bndry(tp, tp->dma_rwctrl);
12901
12902         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
12903                 /* DMA read watermark not used on PCIE */
12904                 tp->dma_rwctrl |= 0x00180000;
12905         } else if (!(tp->tg3_flags & TG3_FLAG_PCIX_MODE)) {
12906                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705 ||
12907                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5750)
12908                         tp->dma_rwctrl |= 0x003f0000;
12909                 else
12910                         tp->dma_rwctrl |= 0x003f000f;
12911         } else {
12912                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
12913                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704) {
12914                         u32 ccval = (tr32(TG3PCI_CLOCK_CTRL) & 0x1f);
12915                         u32 read_water = 0x7;
12916
12917                         /* If the 5704 is behind the EPB bridge, we can
12918                          * do the less restrictive ONE_DMA workaround for
12919                          * better performance.
12920                          */
12921                         if ((tp->tg3_flags & TG3_FLAG_40BIT_DMA_BUG) &&
12922                             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
12923                                 tp->dma_rwctrl |= 0x8000;
12924                         else if (ccval == 0x6 || ccval == 0x7)
12925                                 tp->dma_rwctrl |= DMA_RWCTRL_ONE_DMA;
12926
12927                         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703)
12928                                 read_water = 4;
12929                         /* Set bit 23 to enable PCIX hw bug fix */
12930                         tp->dma_rwctrl |=
12931                                 (read_water << DMA_RWCTRL_READ_WATER_SHIFT) |
12932                                 (0x3 << DMA_RWCTRL_WRITE_WATER_SHIFT) |
12933                                 (1 << 23);
12934                 } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5780) {
12935                         /* 5780 always in PCIX mode */
12936                         tp->dma_rwctrl |= 0x00144000;
12937                 } else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5714) {
12938                         /* 5714 always in PCIX mode */
12939                         tp->dma_rwctrl |= 0x00148000;
12940                 } else {
12941                         tp->dma_rwctrl |= 0x001b000f;
12942                 }
12943         }
12944
12945         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5703 ||
12946             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5704)
12947                 tp->dma_rwctrl &= 0xfffffff0;
12948
12949         if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
12950             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701) {
12951                 /* Remove this if it causes problems for some boards. */
12952                 tp->dma_rwctrl |= DMA_RWCTRL_USE_MEM_READ_MULT;
12953
12954                 /* On 5700/5701 chips, we need to set this bit.
12955                  * Otherwise the chip will issue cacheline transactions
12956                  * to streamable DMA memory with not all the byte
12957                  * enables turned on.  This is an error on several
12958                  * RISC PCI controllers, in particular sparc64.
12959                  *
12960                  * On 5703/5704 chips, this bit has been reassigned
12961                  * a different meaning.  In particular, it is used
12962                  * on those chips to enable a PCI-X workaround.
12963                  */
12964                 tp->dma_rwctrl |= DMA_RWCTRL_ASSERT_ALL_BE;
12965         }
12966
12967         tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
12968
12969 #if 0
12970         /* Unneeded, already done by tg3_get_invariants.  */
12971         tg3_switch_clocks(tp);
12972 #endif
12973
12974         ret = 0;
12975         if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700 &&
12976             GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5701)
12977                 goto out;
12978
12979         /* It is best to perform DMA test with maximum write burst size
12980          * to expose the 5700/5701 write DMA bug.
12981          */
12982         saved_dma_rwctrl = tp->dma_rwctrl;
12983         tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
12984         tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
12985
12986         while (1) {
12987                 u32 *p = buf, i;
12988
12989                 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++)
12990                         p[i] = i;
12991
12992                 /* Send the buffer to the chip. */
12993                 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, 1);
12994                 if (ret) {
12995                         printk(KERN_ERR "tg3_test_dma() Write the buffer failed %d\n", ret);
12996                         break;
12997                 }
12998
12999 #if 0
13000                 /* validate data reached card RAM correctly. */
13001                 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++) {
13002                         u32 val;
13003                         tg3_read_mem(tp, 0x2100 + (i*4), &val);
13004                         if (le32_to_cpu(val) != p[i]) {
13005                                 printk(KERN_ERR "  tg3_test_dma()  Card buffer corrupted on write! (%d != %d)\n", val, i);
13006                                 /* ret = -ENODEV here? */
13007                         }
13008                         p[i] = 0;
13009                 }
13010 #endif
13011                 /* Now read it back. */
13012                 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, 0);
13013                 if (ret) {
13014                         printk(KERN_ERR "tg3_test_dma() Read the buffer failed %d\n", ret);
13015
13016                         break;
13017                 }
13018
13019                 /* Verify it. */
13020                 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++) {
13021                         if (p[i] == i)
13022                                 continue;
13023
13024                         if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
13025                             DMA_RWCTRL_WRITE_BNDRY_16) {
13026                                 tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
13027                                 tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
13028                                 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
13029                                 break;
13030                         } else {
13031                                 printk(KERN_ERR "tg3_test_dma() buffer corrupted on read back! (%d != %d)\n", p[i], i);
13032                                 ret = -ENODEV;
13033                                 goto out;
13034                         }
13035                 }
13036
13037                 if (i == (TEST_BUFFER_SIZE / sizeof(u32))) {
13038                         /* Success. */
13039                         ret = 0;
13040                         break;
13041                 }
13042         }
13043         if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
13044             DMA_RWCTRL_WRITE_BNDRY_16) {
13045                 static struct pci_device_id dma_wait_state_chipsets[] = {
13046                         { PCI_DEVICE(PCI_VENDOR_ID_APPLE,
13047                                      PCI_DEVICE_ID_APPLE_UNI_N_PCI15) },
13048                         { },
13049                 };
13050
13051                 /* DMA test passed without adjusting DMA boundary,
13052                  * now look for chipsets that are known to expose the
13053                  * DMA bug without failing the test.
13054                  */
13055                 if (pci_dev_present(dma_wait_state_chipsets)) {
13056                         tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
13057                         tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
13058                 }
13059                 else
13060                         /* Safe to use the calculated DMA boundary. */
13061                         tp->dma_rwctrl = saved_dma_rwctrl;
13062
13063                 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
13064         }
13065
13066 out:
13067         pci_free_consistent(tp->pdev, TEST_BUFFER_SIZE, buf, buf_dma);
13068 out_nofree:
13069         return ret;
13070 }
13071
13072 static void __devinit tg3_init_link_config(struct tg3 *tp)
13073 {
13074         tp->link_config.advertising =
13075                 (ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full |
13076                  ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full |
13077                  ADVERTISED_1000baseT_Half | ADVERTISED_1000baseT_Full |
13078                  ADVERTISED_Autoneg | ADVERTISED_MII);
13079         tp->link_config.speed = SPEED_INVALID;
13080         tp->link_config.duplex = DUPLEX_INVALID;
13081         tp->link_config.autoneg = AUTONEG_ENABLE;
13082         tp->link_config.active_speed = SPEED_INVALID;
13083         tp->link_config.active_duplex = DUPLEX_INVALID;
13084         tp->link_config.phy_is_low_power = 0;
13085         tp->link_config.orig_speed = SPEED_INVALID;
13086         tp->link_config.orig_duplex = DUPLEX_INVALID;
13087         tp->link_config.orig_autoneg = AUTONEG_INVALID;
13088 }
13089
13090 static void __devinit tg3_init_bufmgr_config(struct tg3 *tp)
13091 {
13092         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
13093                 tp->bufmgr_config.mbuf_read_dma_low_water =
13094                         DEFAULT_MB_RDMA_LOW_WATER_5705;
13095                 tp->bufmgr_config.mbuf_mac_rx_low_water =
13096                         DEFAULT_MB_MACRX_LOW_WATER_5705;
13097                 tp->bufmgr_config.mbuf_high_water =
13098                         DEFAULT_MB_HIGH_WATER_5705;
13099                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906) {
13100                         tp->bufmgr_config.mbuf_mac_rx_low_water =
13101                                 DEFAULT_MB_MACRX_LOW_WATER_5906;
13102                         tp->bufmgr_config.mbuf_high_water =
13103                                 DEFAULT_MB_HIGH_WATER_5906;
13104                 }
13105
13106                 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
13107                         DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780;
13108                 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
13109                         DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780;
13110                 tp->bufmgr_config.mbuf_high_water_jumbo =
13111                         DEFAULT_MB_HIGH_WATER_JUMBO_5780;
13112         } else {
13113                 tp->bufmgr_config.mbuf_read_dma_low_water =
13114                         DEFAULT_MB_RDMA_LOW_WATER;
13115                 tp->bufmgr_config.mbuf_mac_rx_low_water =
13116                         DEFAULT_MB_MACRX_LOW_WATER;
13117                 tp->bufmgr_config.mbuf_high_water =
13118                         DEFAULT_MB_HIGH_WATER;
13119
13120                 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
13121                         DEFAULT_MB_RDMA_LOW_WATER_JUMBO;
13122                 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
13123                         DEFAULT_MB_MACRX_LOW_WATER_JUMBO;
13124                 tp->bufmgr_config.mbuf_high_water_jumbo =
13125                         DEFAULT_MB_HIGH_WATER_JUMBO;
13126         }
13127
13128         tp->bufmgr_config.dma_low_water = DEFAULT_DMA_LOW_WATER;
13129         tp->bufmgr_config.dma_high_water = DEFAULT_DMA_HIGH_WATER;
13130 }
13131
13132 static char * __devinit tg3_phy_string(struct tg3 *tp)
13133 {
13134         switch (tp->phy_id & PHY_ID_MASK) {
13135         case PHY_ID_BCM5400:    return "5400";
13136         case PHY_ID_BCM5401:    return "5401";
13137         case PHY_ID_BCM5411:    return "5411";
13138         case PHY_ID_BCM5701:    return "5701";
13139         case PHY_ID_BCM5703:    return "5703";
13140         case PHY_ID_BCM5704:    return "5704";
13141         case PHY_ID_BCM5705:    return "5705";
13142         case PHY_ID_BCM5750:    return "5750";
13143         case PHY_ID_BCM5752:    return "5752";
13144         case PHY_ID_BCM5714:    return "5714";
13145         case PHY_ID_BCM5780:    return "5780";
13146         case PHY_ID_BCM5755:    return "5755";
13147         case PHY_ID_BCM5787:    return "5787";
13148         case PHY_ID_BCM5784:    return "5784";
13149         case PHY_ID_BCM5756:    return "5722/5756";
13150         case PHY_ID_BCM5906:    return "5906";
13151         case PHY_ID_BCM5761:    return "5761";
13152         case PHY_ID_BCM8002:    return "8002/serdes";
13153         case 0:                 return "serdes";
13154         default:                return "unknown";
13155         }
13156 }
13157
13158 static char * __devinit tg3_bus_string(struct tg3 *tp, char *str)
13159 {
13160         if (tp->tg3_flags2 & TG3_FLG2_PCI_EXPRESS) {
13161                 strcpy(str, "PCI Express");
13162                 return str;
13163         } else if (tp->tg3_flags & TG3_FLAG_PCIX_MODE) {
13164                 u32 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL) & 0x1f;
13165
13166                 strcpy(str, "PCIX:");
13167
13168                 if ((clock_ctrl == 7) ||
13169                     ((tr32(GRC_MISC_CFG) & GRC_MISC_CFG_BOARD_ID_MASK) ==
13170                      GRC_MISC_CFG_BOARD_ID_5704CIOBE))
13171                         strcat(str, "133MHz");
13172                 else if (clock_ctrl == 0)
13173                         strcat(str, "33MHz");
13174                 else if (clock_ctrl == 2)
13175                         strcat(str, "50MHz");
13176                 else if (clock_ctrl == 4)
13177                         strcat(str, "66MHz");
13178                 else if (clock_ctrl == 6)
13179                         strcat(str, "100MHz");
13180         } else {
13181                 strcpy(str, "PCI:");
13182                 if (tp->tg3_flags & TG3_FLAG_PCI_HIGH_SPEED)
13183                         strcat(str, "66MHz");
13184                 else
13185                         strcat(str, "33MHz");
13186         }
13187         if (tp->tg3_flags & TG3_FLAG_PCI_32BIT)
13188                 strcat(str, ":32-bit");
13189         else
13190                 strcat(str, ":64-bit");
13191         return str;
13192 }
13193
13194 static struct pci_dev * __devinit tg3_find_peer(struct tg3 *tp)
13195 {
13196         struct pci_dev *peer;
13197         unsigned int func, devnr = tp->pdev->devfn & ~7;
13198
13199         for (func = 0; func < 8; func++) {
13200                 peer = pci_get_slot(tp->pdev->bus, devnr | func);
13201                 if (peer && peer != tp->pdev)
13202                         break;
13203                 pci_dev_put(peer);
13204         }
13205         /* 5704 can be configured in single-port mode, set peer to
13206          * tp->pdev in that case.
13207          */
13208         if (!peer) {
13209                 peer = tp->pdev;
13210                 return peer;
13211         }
13212
13213         /*
13214          * We don't need to keep the refcount elevated; there's no way
13215          * to remove one half of this device without removing the other
13216          */
13217         pci_dev_put(peer);
13218
13219         return peer;
13220 }
13221
13222 static void __devinit tg3_init_coal(struct tg3 *tp)
13223 {
13224         struct ethtool_coalesce *ec = &tp->coal;
13225
13226         memset(ec, 0, sizeof(*ec));
13227         ec->cmd = ETHTOOL_GCOALESCE;
13228         ec->rx_coalesce_usecs = LOW_RXCOL_TICKS;
13229         ec->tx_coalesce_usecs = LOW_TXCOL_TICKS;
13230         ec->rx_max_coalesced_frames = LOW_RXMAX_FRAMES;
13231         ec->tx_max_coalesced_frames = LOW_TXMAX_FRAMES;
13232         ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT;
13233         ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT;
13234         ec->rx_max_coalesced_frames_irq = DEFAULT_RXCOAL_MAXF_INT;
13235         ec->tx_max_coalesced_frames_irq = DEFAULT_TXCOAL_MAXF_INT;
13236         ec->stats_block_coalesce_usecs = DEFAULT_STAT_COAL_TICKS;
13237
13238         if (tp->coalesce_mode & (HOSTCC_MODE_CLRTICK_RXBD |
13239                                  HOSTCC_MODE_CLRTICK_TXBD)) {
13240                 ec->rx_coalesce_usecs = LOW_RXCOL_TICKS_CLRTCKS;
13241                 ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT_CLRTCKS;
13242                 ec->tx_coalesce_usecs = LOW_TXCOL_TICKS_CLRTCKS;
13243                 ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT_CLRTCKS;
13244         }
13245
13246         if (tp->tg3_flags2 & TG3_FLG2_5705_PLUS) {
13247                 ec->rx_coalesce_usecs_irq = 0;
13248                 ec->tx_coalesce_usecs_irq = 0;
13249                 ec->stats_block_coalesce_usecs = 0;
13250         }
13251 }
13252
13253 static const struct net_device_ops tg3_netdev_ops = {
13254         .ndo_open               = tg3_open,
13255         .ndo_stop               = tg3_close,
13256         .ndo_start_xmit         = tg3_start_xmit,
13257         .ndo_get_stats          = tg3_get_stats,
13258         .ndo_validate_addr      = eth_validate_addr,
13259         .ndo_set_multicast_list = tg3_set_rx_mode,
13260         .ndo_set_mac_address    = tg3_set_mac_addr,
13261         .ndo_do_ioctl           = tg3_ioctl,
13262         .ndo_tx_timeout         = tg3_tx_timeout,
13263         .ndo_change_mtu         = tg3_change_mtu,
13264 #if TG3_VLAN_TAG_USED
13265         .ndo_vlan_rx_register   = tg3_vlan_rx_register,
13266 #endif
13267 #ifdef CONFIG_NET_POLL_CONTROLLER
13268         .ndo_poll_controller    = tg3_poll_controller,
13269 #endif
13270 };
13271
13272 static const struct net_device_ops tg3_netdev_ops_dma_bug = {
13273         .ndo_open               = tg3_open,
13274         .ndo_stop               = tg3_close,
13275         .ndo_start_xmit         = tg3_start_xmit_dma_bug,
13276         .ndo_get_stats          = tg3_get_stats,
13277         .ndo_validate_addr      = eth_validate_addr,
13278         .ndo_set_multicast_list = tg3_set_rx_mode,
13279         .ndo_set_mac_address    = tg3_set_mac_addr,
13280         .ndo_do_ioctl           = tg3_ioctl,
13281         .ndo_tx_timeout         = tg3_tx_timeout,
13282         .ndo_change_mtu         = tg3_change_mtu,
13283 #if TG3_VLAN_TAG_USED
13284         .ndo_vlan_rx_register   = tg3_vlan_rx_register,
13285 #endif
13286 #ifdef CONFIG_NET_POLL_CONTROLLER
13287         .ndo_poll_controller    = tg3_poll_controller,
13288 #endif
13289 };
13290
13291 static int __devinit tg3_init_one(struct pci_dev *pdev,
13292                                   const struct pci_device_id *ent)
13293 {
13294         static int tg3_version_printed = 0;
13295         struct net_device *dev;
13296         struct tg3 *tp;
13297         int err, pm_cap;
13298         char str[40];
13299         u64 dma_mask, persist_dma_mask;
13300
13301         if (tg3_version_printed++ == 0)
13302                 printk(KERN_INFO "%s", version);
13303
13304         err = pci_enable_device(pdev);
13305         if (err) {
13306                 printk(KERN_ERR PFX "Cannot enable PCI device, "
13307                        "aborting.\n");
13308                 return err;
13309         }
13310
13311         err = pci_request_regions(pdev, DRV_MODULE_NAME);
13312         if (err) {
13313                 printk(KERN_ERR PFX "Cannot obtain PCI resources, "
13314                        "aborting.\n");
13315                 goto err_out_disable_pdev;
13316         }
13317
13318         pci_set_master(pdev);
13319
13320         /* Find power-management capability. */
13321         pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
13322         if (pm_cap == 0) {
13323                 printk(KERN_ERR PFX "Cannot find PowerManagement capability, "
13324                        "aborting.\n");
13325                 err = -EIO;
13326                 goto err_out_free_res;
13327         }
13328
13329         dev = alloc_etherdev(sizeof(*tp));
13330         if (!dev) {
13331                 printk(KERN_ERR PFX "Etherdev alloc failed, aborting.\n");
13332                 err = -ENOMEM;
13333                 goto err_out_free_res;
13334         }
13335
13336         SET_NETDEV_DEV(dev, &pdev->dev);
13337
13338 #if TG3_VLAN_TAG_USED
13339         dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
13340 #endif
13341
13342         tp = netdev_priv(dev);
13343         tp->pdev = pdev;
13344         tp->dev = dev;
13345         tp->pm_cap = pm_cap;
13346         tp->rx_mode = TG3_DEF_RX_MODE;
13347         tp->tx_mode = TG3_DEF_TX_MODE;
13348
13349         if (tg3_debug > 0)
13350                 tp->msg_enable = tg3_debug;
13351         else
13352                 tp->msg_enable = TG3_DEF_MSG_ENABLE;
13353
13354         /* The word/byte swap controls here control register access byte
13355          * swapping.  DMA data byte swapping is controlled in the GRC_MODE
13356          * setting below.
13357          */
13358         tp->misc_host_ctrl =
13359                 MISC_HOST_CTRL_MASK_PCI_INT |
13360                 MISC_HOST_CTRL_WORD_SWAP |
13361                 MISC_HOST_CTRL_INDIR_ACCESS |
13362                 MISC_HOST_CTRL_PCISTATE_RW;
13363
13364         /* The NONFRM (non-frame) byte/word swap controls take effect
13365          * on descriptor entries, anything which isn't packet data.
13366          *
13367          * The StrongARM chips on the board (one for tx, one for rx)
13368          * are running in big-endian mode.
13369          */
13370         tp->grc_mode = (GRC_MODE_WSWAP_DATA | GRC_MODE_BSWAP_DATA |
13371                         GRC_MODE_WSWAP_NONFRM_DATA);
13372 #ifdef __BIG_ENDIAN
13373         tp->grc_mode |= GRC_MODE_BSWAP_NONFRM_DATA;
13374 #endif
13375         spin_lock_init(&tp->lock);
13376         spin_lock_init(&tp->indirect_lock);
13377         INIT_WORK(&tp->reset_task, tg3_reset_task);
13378
13379         tp->regs = pci_ioremap_bar(pdev, BAR_0);
13380         if (!tp->regs) {
13381                 printk(KERN_ERR PFX "Cannot map device registers, "
13382                        "aborting.\n");
13383                 err = -ENOMEM;
13384                 goto err_out_free_dev;
13385         }
13386
13387         tg3_init_link_config(tp);
13388
13389         tp->rx_pending = TG3_DEF_RX_RING_PENDING;
13390         tp->rx_jumbo_pending = TG3_DEF_RX_JUMBO_RING_PENDING;
13391         tp->tx_pending = TG3_DEF_TX_RING_PENDING;
13392
13393         netif_napi_add(dev, &tp->napi, tg3_poll, 64);
13394         dev->ethtool_ops = &tg3_ethtool_ops;
13395         dev->watchdog_timeo = TG3_TX_TIMEOUT;
13396         dev->irq = pdev->irq;
13397
13398         err = tg3_get_invariants(tp);
13399         if (err) {
13400                 printk(KERN_ERR PFX "Problem fetching invariants of chip, "
13401                        "aborting.\n");
13402                 goto err_out_iounmap;
13403         }
13404
13405         if ((tp->tg3_flags3 & TG3_FLG3_5755_PLUS) ||
13406             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906)
13407                 dev->netdev_ops = &tg3_netdev_ops;
13408         else
13409                 dev->netdev_ops = &tg3_netdev_ops_dma_bug;
13410
13411
13412         /* The EPB bridge inside 5714, 5715, and 5780 and any
13413          * device behind the EPB cannot support DMA addresses > 40-bit.
13414          * On 64-bit systems with IOMMU, use 40-bit dma_mask.
13415          * On 64-bit systems without IOMMU, use 64-bit dma_mask and
13416          * do DMA address check in tg3_start_xmit().
13417          */
13418         if (tp->tg3_flags2 & TG3_FLG2_IS_5788)
13419                 persist_dma_mask = dma_mask = DMA_BIT_MASK(32);
13420         else if (tp->tg3_flags & TG3_FLAG_40BIT_DMA_BUG) {
13421                 persist_dma_mask = dma_mask = DMA_BIT_MASK(40);
13422 #ifdef CONFIG_HIGHMEM
13423                 dma_mask = DMA_BIT_MASK(64);
13424 #endif
13425         } else
13426                 persist_dma_mask = dma_mask = DMA_BIT_MASK(64);
13427
13428         /* Configure DMA attributes. */
13429         if (dma_mask > DMA_BIT_MASK(32)) {
13430                 err = pci_set_dma_mask(pdev, dma_mask);
13431                 if (!err) {
13432                         dev->features |= NETIF_F_HIGHDMA;
13433                         err = pci_set_consistent_dma_mask(pdev,
13434                                                           persist_dma_mask);
13435                         if (err < 0) {
13436                                 printk(KERN_ERR PFX "Unable to obtain 64 bit "
13437                                        "DMA for consistent allocations\n");
13438                                 goto err_out_iounmap;
13439                         }
13440                 }
13441         }
13442         if (err || dma_mask == DMA_BIT_MASK(32)) {
13443                 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
13444                 if (err) {
13445                         printk(KERN_ERR PFX "No usable DMA configuration, "
13446                                "aborting.\n");
13447                         goto err_out_iounmap;
13448                 }
13449         }
13450
13451         tg3_init_bufmgr_config(tp);
13452
13453         if (tp->pci_chip_rev_id == CHIPREV_ID_5701_A0)
13454                 tp->fw_needed = FIRMWARE_TG3;
13455
13456         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO) {
13457                 tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE;
13458         }
13459         else if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5700 ||
13460             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5701 ||
13461             tp->pci_chip_rev_id == CHIPREV_ID_5705_A0 ||
13462             GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5906 ||
13463             (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0) {
13464                 tp->tg3_flags2 &= ~TG3_FLG2_TSO_CAPABLE;
13465         } else {
13466                 tp->tg3_flags2 |= TG3_FLG2_TSO_CAPABLE | TG3_FLG2_TSO_BUG;
13467                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5705)
13468                         tp->fw_needed = FIRMWARE_TG3TSO5;
13469                 else
13470                         tp->fw_needed = FIRMWARE_TG3TSO;
13471         }
13472
13473         /* TSO is on by default on chips that support hardware TSO.
13474          * Firmware TSO on older chips gives lower performance, so it
13475          * is off by default, but can be enabled using ethtool.
13476          */
13477         if (tp->tg3_flags2 & TG3_FLG2_HW_TSO) {
13478                 if (dev->features & NETIF_F_IP_CSUM)
13479                         dev->features |= NETIF_F_TSO;
13480                 if ((dev->features & NETIF_F_IPV6_CSUM) &&
13481                     (tp->tg3_flags2 & TG3_FLG2_HW_TSO_2))
13482                         dev->features |= NETIF_F_TSO6;
13483                 if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5761 ||
13484                     (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5784 &&
13485                      GET_CHIP_REV(tp->pci_chip_rev_id) != CHIPREV_5784_AX) ||
13486                         GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5785 ||
13487                     GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780)
13488                         dev->features |= NETIF_F_TSO_ECN;
13489         }
13490
13491
13492         if (tp->pci_chip_rev_id == CHIPREV_ID_5705_A1 &&
13493             !(tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) &&
13494             !(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH)) {
13495                 tp->tg3_flags2 |= TG3_FLG2_MAX_RXPEND_64;
13496                 tp->rx_pending = 63;
13497         }
13498
13499         err = tg3_get_device_address(tp);
13500         if (err) {
13501                 printk(KERN_ERR PFX "Could not obtain valid ethernet address, "
13502                        "aborting.\n");
13503                 goto err_out_fw;
13504         }
13505
13506         if (tp->tg3_flags3 & TG3_FLG3_ENABLE_APE) {
13507                 tp->aperegs = pci_ioremap_bar(pdev, BAR_2);
13508                 if (!tp->aperegs) {
13509                         printk(KERN_ERR PFX "Cannot map APE registers, "
13510                                "aborting.\n");
13511                         err = -ENOMEM;
13512                         goto err_out_fw;
13513                 }
13514
13515                 tg3_ape_lock_init(tp);
13516
13517                 if (tp->tg3_flags & TG3_FLAG_ENABLE_ASF)
13518                         tg3_read_dash_ver(tp);
13519         }
13520
13521         /*
13522          * Reset chip in case UNDI or EFI driver did not shutdown
13523          * DMA self test will enable WDMAC and we'll see (spurious)
13524          * pending DMA on the PCI bus at that point.
13525          */
13526         if ((tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE) ||
13527             (tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
13528                 tw32(MEMARB_MODE, MEMARB_MODE_ENABLE);
13529                 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
13530         }
13531
13532         err = tg3_test_dma(tp);
13533         if (err) {
13534                 printk(KERN_ERR PFX "DMA engine test failed, aborting.\n");
13535                 goto err_out_apeunmap;
13536         }
13537
13538         /* flow control autonegotiation is default behavior */
13539         tp->tg3_flags |= TG3_FLAG_PAUSE_AUTONEG;
13540         tp->link_config.flowctrl = FLOW_CTRL_TX | FLOW_CTRL_RX;
13541
13542         tg3_init_coal(tp);
13543
13544         pci_set_drvdata(pdev, dev);
13545
13546         err = register_netdev(dev);
13547         if (err) {
13548                 printk(KERN_ERR PFX "Cannot register net device, "
13549                        "aborting.\n");
13550                 goto err_out_apeunmap;
13551         }
13552
13553         printk(KERN_INFO "%s: Tigon3 [partno(%s) rev %04x] (%s) MAC address %pM\n",
13554                dev->name,
13555                tp->board_part_number,
13556                tp->pci_chip_rev_id,
13557                tg3_bus_string(tp, str),
13558                dev->dev_addr);
13559
13560         if (tp->tg3_flags3 & TG3_FLG3_PHY_CONNECTED)
13561                 printk(KERN_INFO
13562                        "%s: attached PHY driver [%s] (mii_bus:phy_addr=%s)\n",
13563                        tp->dev->name,
13564                        tp->mdio_bus->phy_map[PHY_ADDR]->drv->name,
13565                        dev_name(&tp->mdio_bus->phy_map[PHY_ADDR]->dev));
13566         else
13567                 printk(KERN_INFO
13568                        "%s: attached PHY is %s (%s Ethernet) (WireSpeed[%d])\n",
13569                        tp->dev->name, tg3_phy_string(tp),
13570                        ((tp->tg3_flags & TG3_FLAG_10_100_ONLY) ? "10/100Base-TX" :
13571                         ((tp->tg3_flags2 & TG3_FLG2_ANY_SERDES) ? "1000Base-SX" :
13572                          "10/100/1000Base-T")),
13573                        (tp->tg3_flags2 & TG3_FLG2_NO_ETH_WIRE_SPEED) == 0);
13574
13575         printk(KERN_INFO "%s: RXcsums[%d] LinkChgREG[%d] MIirq[%d] ASF[%d] TSOcap[%d]\n",
13576                dev->name,
13577                (tp->tg3_flags & TG3_FLAG_RX_CHECKSUMS) != 0,
13578                (tp->tg3_flags & TG3_FLAG_USE_LINKCHG_REG) != 0,
13579                (tp->tg3_flags & TG3_FLAG_USE_MI_INTERRUPT) != 0,
13580                (tp->tg3_flags & TG3_FLAG_ENABLE_ASF) != 0,
13581                (tp->tg3_flags2 & TG3_FLG2_TSO_CAPABLE) != 0);
13582         printk(KERN_INFO "%s: dma_rwctrl[%08x] dma_mask[%d-bit]\n",
13583                dev->name, tp->dma_rwctrl,
13584                (pdev->dma_mask == DMA_BIT_MASK(32)) ? 32 :
13585                 (((u64) pdev->dma_mask == DMA_BIT_MASK(40)) ? 40 : 64));
13586
13587         return 0;
13588
13589 err_out_apeunmap:
13590         if (tp->aperegs) {
13591                 iounmap(tp->aperegs);
13592                 tp->aperegs = NULL;
13593         }
13594
13595 err_out_fw:
13596         if (tp->fw)
13597                 release_firmware(tp->fw);
13598
13599 err_out_iounmap:
13600         if (tp->regs) {
13601                 iounmap(tp->regs);
13602                 tp->regs = NULL;
13603         }
13604
13605 err_out_free_dev:
13606         free_netdev(dev);
13607
13608 err_out_free_res:
13609         pci_release_regions(pdev);
13610
13611 err_out_disable_pdev:
13612         pci_disable_device(pdev);
13613         pci_set_drvdata(pdev, NULL);
13614         return err;
13615 }
13616
13617 static void __devexit tg3_remove_one(struct pci_dev *pdev)
13618 {
13619         struct net_device *dev = pci_get_drvdata(pdev);
13620
13621         if (dev) {
13622                 struct tg3 *tp = netdev_priv(dev);
13623
13624                 if (tp->fw)
13625                         release_firmware(tp->fw);
13626
13627                 flush_scheduled_work();
13628
13629                 if (tp->tg3_flags3 & TG3_FLG3_USE_PHYLIB) {
13630                         tg3_phy_fini(tp);
13631                         tg3_mdio_fini(tp);
13632                 }
13633
13634                 unregister_netdev(dev);
13635                 if (tp->aperegs) {
13636                         iounmap(tp->aperegs);
13637                         tp->aperegs = NULL;
13638                 }
13639                 if (tp->regs) {
13640                         iounmap(tp->regs);
13641                         tp->regs = NULL;
13642                 }
13643                 free_netdev(dev);
13644                 pci_release_regions(pdev);
13645                 pci_disable_device(pdev);
13646                 pci_set_drvdata(pdev, NULL);
13647         }
13648 }
13649
13650 static int tg3_suspend(struct pci_dev *pdev, pm_message_t state)
13651 {
13652         struct net_device *dev = pci_get_drvdata(pdev);
13653         struct tg3 *tp = netdev_priv(dev);
13654         pci_power_t target_state;
13655         int err;
13656
13657         /* PCI register 4 needs to be saved whether netif_running() or not.
13658          * MSI address and data need to be saved if using MSI and
13659          * netif_running().
13660          */
13661         pci_save_state(pdev);
13662
13663         if (!netif_running(dev))
13664                 return 0;
13665
13666         flush_scheduled_work();
13667         tg3_phy_stop(tp);
13668         tg3_netif_stop(tp);
13669
13670         del_timer_sync(&tp->timer);
13671
13672         tg3_full_lock(tp, 1);
13673         tg3_disable_ints(tp);
13674         tg3_full_unlock(tp);
13675
13676         netif_device_detach(dev);
13677
13678         tg3_full_lock(tp, 0);
13679         tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
13680         tp->tg3_flags &= ~TG3_FLAG_INIT_COMPLETE;
13681         tg3_full_unlock(tp);
13682
13683         target_state = pdev->pm_cap ? pci_target_state(pdev) : PCI_D3hot;
13684
13685         err = tg3_set_power_state(tp, target_state);
13686         if (err) {
13687                 int err2;
13688
13689                 tg3_full_lock(tp, 0);
13690
13691                 tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
13692                 err2 = tg3_restart_hw(tp, 1);
13693                 if (err2)
13694                         goto out;
13695
13696                 tp->timer.expires = jiffies + tp->timer_offset;
13697                 add_timer(&tp->timer);
13698
13699                 netif_device_attach(dev);
13700                 tg3_netif_start(tp);
13701
13702 out:
13703                 tg3_full_unlock(tp);
13704
13705                 if (!err2)
13706                         tg3_phy_start(tp);
13707         }
13708
13709         return err;
13710 }
13711
13712 static int tg3_resume(struct pci_dev *pdev)
13713 {
13714         struct net_device *dev = pci_get_drvdata(pdev);
13715         struct tg3 *tp = netdev_priv(dev);
13716         int err;
13717
13718         pci_restore_state(tp->pdev);
13719
13720         if (!netif_running(dev))
13721                 return 0;
13722
13723         err = tg3_set_power_state(tp, PCI_D0);
13724         if (err)
13725                 return err;
13726
13727         netif_device_attach(dev);
13728
13729         tg3_full_lock(tp, 0);
13730
13731         tp->tg3_flags |= TG3_FLAG_INIT_COMPLETE;
13732         err = tg3_restart_hw(tp, 1);
13733         if (err)
13734                 goto out;
13735
13736         tp->timer.expires = jiffies + tp->timer_offset;
13737         add_timer(&tp->timer);
13738
13739         tg3_netif_start(tp);
13740
13741 out:
13742         tg3_full_unlock(tp);
13743
13744         if (!err)
13745                 tg3_phy_start(tp);
13746
13747         return err;
13748 }
13749
13750 static struct pci_driver tg3_driver = {
13751         .name           = DRV_MODULE_NAME,
13752         .id_table       = tg3_pci_tbl,
13753         .probe          = tg3_init_one,
13754         .remove         = __devexit_p(tg3_remove_one),
13755         .suspend        = tg3_suspend,
13756         .resume         = tg3_resume
13757 };
13758
13759 static int __init tg3_init(void)
13760 {
13761         return pci_register_driver(&tg3_driver);
13762 }
13763
13764 static void __exit tg3_cleanup(void)
13765 {
13766         pci_unregister_driver(&tg3_driver);
13767 }
13768
13769 module_init(tg3_init);
13770 module_exit(tg3_cleanup);