1 /******************************************************************************
3 * Copyright(c) 2009-2010 Realtek Corporation.
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of version 2 of the GNU General Public License as
7 * published by the Free Software Foundation.
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
14 * You should have received a copy of the GNU General Public License along with
15 * this program; if not, write to the Free Software Foundation, Inc.,
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
18 * The full GNU General Public License is included in this distribution in the
19 * file called LICENSE.
21 * Contact Information:
22 * wlanfae <wlanfae@realtek.com>
23 * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
24 * Hsinchu 300, Taiwan.
26 * Larry Finger <Larry.Finger@lwfinger.net>
28 *****************************************************************************/
40 #include "../rtl8192c/fw_common.h"
47 static void _rtl92ce_set_bcn_ctrl_reg(struct ieee80211_hw *hw,
48 u8 set_bits, u8 clear_bits)
50 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
51 struct rtl_priv *rtlpriv = rtl_priv(hw);
53 rtlpci->reg_bcn_ctrl_val |= set_bits;
54 rtlpci->reg_bcn_ctrl_val &= ~clear_bits;
56 rtl_write_byte(rtlpriv, REG_BCN_CTRL, (u8) rtlpci->reg_bcn_ctrl_val);
59 static void _rtl92ce_stop_tx_beacon(struct ieee80211_hw *hw)
61 struct rtl_priv *rtlpriv = rtl_priv(hw);
64 tmp1byte = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);
65 rtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp1byte & (~BIT(6)));
66 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0x64);
67 tmp1byte = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);
68 tmp1byte &= ~(BIT(0));
69 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp1byte);
72 static void _rtl92ce_resume_tx_beacon(struct ieee80211_hw *hw)
74 struct rtl_priv *rtlpriv = rtl_priv(hw);
77 tmp1byte = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);
78 rtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp1byte | BIT(6));
79 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);
80 tmp1byte = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);
82 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp1byte);
85 static void _rtl92ce_enable_bcn_sub_func(struct ieee80211_hw *hw)
87 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(1));
90 static void _rtl92ce_disable_bcn_sub_func(struct ieee80211_hw *hw)
92 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(1), 0);
95 void rtl92ce_get_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)
97 struct rtl_priv *rtlpriv = rtl_priv(hw);
98 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
99 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
103 *((u32 *) (val)) = rtlpci->receive_config;
105 case HW_VAR_RF_STATE:
106 *((enum rf_pwrstate *)(val)) = ppsc->rfpwr_state;
108 case HW_VAR_FWLPS_RF_ON:{
109 enum rf_pwrstate rfState;
112 rtlpriv->cfg->ops->get_hw_reg(hw,
115 if (rfState == ERFOFF) {
116 *((bool *) (val)) = true;
118 val_rcr = rtl_read_dword(rtlpriv, REG_RCR);
119 val_rcr &= 0x00070000;
121 *((bool *) (val)) = false;
123 *((bool *) (val)) = true;
127 case HW_VAR_FW_PSMODE_STATUS:
128 *((bool *) (val)) = ppsc->fw_current_inpsmode;
130 case HW_VAR_CORRECT_TSF:{
132 u32 *ptsf_low = (u32 *)&tsf;
133 u32 *ptsf_high = ((u32 *)&tsf) + 1;
135 *ptsf_high = rtl_read_dword(rtlpriv, (REG_TSFTR + 4));
136 *ptsf_low = rtl_read_dword(rtlpriv, REG_TSFTR);
138 *((u64 *) (val)) = tsf;
143 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
144 "switch case not processed\n");
149 void rtl92ce_set_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)
151 struct rtl_priv *rtlpriv = rtl_priv(hw);
152 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
153 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
154 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
155 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
156 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
157 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
161 case HW_VAR_ETHER_ADDR:{
162 for (idx = 0; idx < ETH_ALEN; idx++) {
163 rtl_write_byte(rtlpriv, (REG_MACID + idx),
168 case HW_VAR_BASIC_RATE:{
169 u16 rate_cfg = ((u16 *) val)[0];
173 rtl_write_byte(rtlpriv, REG_RRSR, rate_cfg & 0xff);
174 rtl_write_byte(rtlpriv, REG_RRSR + 1,
175 (rate_cfg >> 8) & 0xff);
176 while (rate_cfg > 0x1) {
177 rate_cfg = (rate_cfg >> 1);
180 rtl_write_byte(rtlpriv, REG_INIRTS_RATE_SEL,
185 for (idx = 0; idx < ETH_ALEN; idx++) {
186 rtl_write_byte(rtlpriv, (REG_BSSID + idx),
192 rtl_write_byte(rtlpriv, REG_SIFS_CTX + 1, val[0]);
193 rtl_write_byte(rtlpriv, REG_SIFS_TRX + 1, val[1]);
195 rtl_write_byte(rtlpriv, REG_SPEC_SIFS + 1, val[0]);
196 rtl_write_byte(rtlpriv, REG_MAC_SPEC_SIFS + 1, val[0]);
199 rtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM,
202 rtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM,
206 case HW_VAR_SLOT_TIME:{
209 RT_TRACE(rtlpriv, COMP_MLME, DBG_LOUD,
210 "HW_VAR_SLOT_TIME %x\n", val[0]);
212 rtl_write_byte(rtlpriv, REG_SLOT, val[0]);
214 for (e_aci = 0; e_aci < AC_MAX; e_aci++) {
215 rtlpriv->cfg->ops->set_hw_reg(hw,
221 case HW_VAR_ACK_PREAMBLE:{
223 u8 short_preamble = (bool) (*(u8 *) val);
224 reg_tmp = (mac->cur_40_prime_sc) << 5;
228 rtl_write_byte(rtlpriv, REG_RRSR + 2, reg_tmp);
231 case HW_VAR_AMPDU_MIN_SPACE:{
232 u8 min_spacing_to_set;
235 min_spacing_to_set = *((u8 *) val);
236 if (min_spacing_to_set <= 7) {
239 if (min_spacing_to_set < sec_min_space)
240 min_spacing_to_set = sec_min_space;
242 mac->min_space_cfg = ((mac->min_space_cfg &
246 *val = min_spacing_to_set;
248 RT_TRACE(rtlpriv, COMP_MLME, DBG_LOUD,
249 "Set HW_VAR_AMPDU_MIN_SPACE: %#x\n",
252 rtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE,
257 case HW_VAR_SHORTGI_DENSITY:{
260 density_to_set = *((u8 *) val);
261 mac->min_space_cfg |= (density_to_set << 3);
263 RT_TRACE(rtlpriv, COMP_MLME, DBG_LOUD,
264 "Set HW_VAR_SHORTGI_DENSITY: %#x\n",
267 rtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE,
272 case HW_VAR_AMPDU_FACTOR:{
273 u8 regtoset_normal[4] = {0x41, 0xa8, 0x72, 0xb9};
274 u8 regtoset_bt[4] = {0x31, 0x74, 0x42, 0x97};
277 u8 *p_regtoset = NULL;
280 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
281 (rtlpcipriv->bt_coexist.bt_coexist_type ==
283 p_regtoset = regtoset_bt;
285 p_regtoset = regtoset_normal;
287 factor_toset = *((u8 *) val);
288 if (factor_toset <= 3) {
289 factor_toset = (1 << (factor_toset + 2));
290 if (factor_toset > 0xf)
293 for (index = 0; index < 4; index++) {
294 if ((p_regtoset[index] & 0xf0) >
297 (p_regtoset[index] & 0x0f) |
300 if ((p_regtoset[index] & 0x0f) >
303 (p_regtoset[index] & 0xf0) |
306 rtl_write_byte(rtlpriv,
307 (REG_AGGLEN_LMT + index),
312 RT_TRACE(rtlpriv, COMP_MLME, DBG_LOUD,
313 "Set HW_VAR_AMPDU_FACTOR: %#x\n",
318 case HW_VAR_AC_PARAM:{
319 u8 e_aci = *((u8 *) val);
320 rtl92c_dm_init_edca_turbo(hw);
322 if (rtlpci->acm_method != eAcmWay2_SW)
323 rtlpriv->cfg->ops->set_hw_reg(hw,
328 case HW_VAR_ACM_CTRL:{
329 u8 e_aci = *((u8 *) val);
330 union aci_aifsn *p_aci_aifsn =
331 (union aci_aifsn *)(&(mac->ac[0].aifs));
332 u8 acm = p_aci_aifsn->f.acm;
333 u8 acm_ctrl = rtl_read_byte(rtlpriv, REG_ACMHWCTRL);
336 acm_ctrl | ((rtlpci->acm_method == 2) ? 0x0 : 0x1);
341 acm_ctrl |= AcmHw_BeqEn;
344 acm_ctrl |= AcmHw_ViqEn;
347 acm_ctrl |= AcmHw_VoqEn;
350 RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
351 "HW_VAR_ACM_CTRL acm set failed: eACI is %d\n",
358 acm_ctrl &= (~AcmHw_BeqEn);
361 acm_ctrl &= (~AcmHw_ViqEn);
364 acm_ctrl &= (~AcmHw_BeqEn);
367 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
368 "switch case not processed\n");
373 RT_TRACE(rtlpriv, COMP_QOS, DBG_TRACE,
374 "SetHwReg8190pci(): [HW_VAR_ACM_CTRL] Write 0x%X\n",
376 rtl_write_byte(rtlpriv, REG_ACMHWCTRL, acm_ctrl);
380 rtl_write_dword(rtlpriv, REG_RCR, ((u32 *) (val))[0]);
381 rtlpci->receive_config = ((u32 *) (val))[0];
384 case HW_VAR_RETRY_LIMIT:{
385 u8 retry_limit = ((u8 *) (val))[0];
387 rtl_write_word(rtlpriv, REG_RL,
388 retry_limit << RETRY_LIMIT_SHORT_SHIFT |
389 retry_limit << RETRY_LIMIT_LONG_SHIFT);
392 case HW_VAR_DUAL_TSF_RST:
393 rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));
395 case HW_VAR_EFUSE_BYTES:
396 rtlefuse->efuse_usedbytes = *((u16 *) val);
398 case HW_VAR_EFUSE_USAGE:
399 rtlefuse->efuse_usedpercentage = *((u8 *) val);
402 rtl92c_phy_set_io_cmd(hw, (*(enum io_type *)val));
404 case HW_VAR_WPA_CONFIG:
405 rtl_write_byte(rtlpriv, REG_SECCFG, *((u8 *) val));
407 case HW_VAR_SET_RPWM:{
410 rpwm_val = rtl_read_byte(rtlpriv, REG_PCIE_HRPWM);
413 if (rpwm_val & BIT(7)) {
414 rtl_write_byte(rtlpriv, REG_PCIE_HRPWM,
417 rtl_write_byte(rtlpriv, REG_PCIE_HRPWM,
418 ((*(u8 *) val) | BIT(7)));
423 case HW_VAR_H2C_FW_PWRMODE:{
424 u8 psmode = (*(u8 *) val);
426 if ((psmode != FW_PS_ACTIVE_MODE) &&
427 (!IS_92C_SERIAL(rtlhal->version))) {
428 rtl92c_dm_rf_saving(hw, true);
431 rtl92c_set_fw_pwrmode_cmd(hw, (*(u8 *) val));
434 case HW_VAR_FW_PSMODE_STATUS:
435 ppsc->fw_current_inpsmode = *((bool *) val);
437 case HW_VAR_H2C_FW_JOINBSSRPT:{
438 u8 mstatus = (*(u8 *) val);
439 u8 tmp_regcr, tmp_reg422;
440 bool recover = false;
442 if (mstatus == RT_MEDIA_CONNECT) {
443 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_AID,
446 tmp_regcr = rtl_read_byte(rtlpriv, REG_CR + 1);
447 rtl_write_byte(rtlpriv, REG_CR + 1,
448 (tmp_regcr | BIT(0)));
450 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(3));
451 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(4), 0);
454 rtl_read_byte(rtlpriv,
455 REG_FWHW_TXQ_CTRL + 2);
456 if (tmp_reg422 & BIT(6))
458 rtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2,
459 tmp_reg422 & (~BIT(6)));
461 rtl92c_set_fw_rsvdpagepkt(hw, 0);
463 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(3), 0);
464 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(4));
467 rtl_write_byte(rtlpriv,
468 REG_FWHW_TXQ_CTRL + 2,
472 rtl_write_byte(rtlpriv, REG_CR + 1,
473 (tmp_regcr & ~(BIT(0))));
475 rtl92c_set_fw_joinbss_report_cmd(hw, (*(u8 *) val));
481 u2btmp = rtl_read_word(rtlpriv, REG_BCN_PSR_RPT);
483 rtl_write_word(rtlpriv, REG_BCN_PSR_RPT, (u2btmp |
488 case HW_VAR_CORRECT_TSF:{
489 u8 btype_ibss = ((u8 *) (val))[0];
492 _rtl92ce_stop_tx_beacon(hw);
494 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(3));
496 rtl_write_dword(rtlpriv, REG_TSFTR,
497 (u32) (mac->tsf & 0xffffffff));
498 rtl_write_dword(rtlpriv, REG_TSFTR + 4,
499 (u32) ((mac->tsf >> 32) & 0xffffffff));
501 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(3), 0);
504 _rtl92ce_resume_tx_beacon(hw);
510 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
511 "switch case not processed\n");
516 static bool _rtl92ce_llt_write(struct ieee80211_hw *hw, u32 address, u32 data)
518 struct rtl_priv *rtlpriv = rtl_priv(hw);
521 u32 value = _LLT_INIT_ADDR(address) |
522 _LLT_INIT_DATA(data) | _LLT_OP(_LLT_WRITE_ACCESS);
524 rtl_write_dword(rtlpriv, REG_LLT_INIT, value);
527 value = rtl_read_dword(rtlpriv, REG_LLT_INIT);
528 if (_LLT_NO_ACTIVE == _LLT_OP_VALUE(value))
531 if (count > POLLING_LLT_THRESHOLD) {
532 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
533 "Failed to polling write LLT done at address %d!\n",
543 static bool _rtl92ce_llt_table_init(struct ieee80211_hw *hw)
545 struct rtl_priv *rtlpriv = rtl_priv(hw);
554 #elif LLT_CONFIG == 2
557 #elif LLT_CONFIG == 3
560 #elif LLT_CONFIG == 4
563 #elif LLT_CONFIG == 5
569 rtl_write_byte(rtlpriv, REG_RQPN_NPQ, 0x1c);
570 rtl_write_dword(rtlpriv, REG_RQPN, 0x80a71c1c);
571 #elif LLT_CONFIG == 2
572 rtl_write_dword(rtlpriv, REG_RQPN, 0x845B1010);
573 #elif LLT_CONFIG == 3
574 rtl_write_dword(rtlpriv, REG_RQPN, 0x84838484);
575 #elif LLT_CONFIG == 4
576 rtl_write_dword(rtlpriv, REG_RQPN, 0x80bd1c1c);
577 #elif LLT_CONFIG == 5
578 rtl_write_word(rtlpriv, REG_RQPN_NPQ, 0x0000);
580 rtl_write_dword(rtlpriv, REG_RQPN, 0x80b01c29);
583 rtl_write_dword(rtlpriv, REG_TRXFF_BNDY, (0x27FF0000 | txpktbuf_bndy));
584 rtl_write_byte(rtlpriv, REG_TDECTRL + 1, txpktbuf_bndy);
586 rtl_write_byte(rtlpriv, REG_TXPKTBUF_BCNQ_BDNY, txpktbuf_bndy);
587 rtl_write_byte(rtlpriv, REG_TXPKTBUF_MGQ_BDNY, txpktbuf_bndy);
589 rtl_write_byte(rtlpriv, 0x45D, txpktbuf_bndy);
590 rtl_write_byte(rtlpriv, REG_PBP, 0x11);
591 rtl_write_byte(rtlpriv, REG_RX_DRVINFO_SZ, 0x4);
593 for (i = 0; i < (txpktbuf_bndy - 1); i++) {
594 status = _rtl92ce_llt_write(hw, i, i + 1);
599 status = _rtl92ce_llt_write(hw, (txpktbuf_bndy - 1), 0xFF);
603 for (i = txpktbuf_bndy; i < maxPage; i++) {
604 status = _rtl92ce_llt_write(hw, i, (i + 1));
609 status = _rtl92ce_llt_write(hw, maxPage, txpktbuf_bndy);
616 static void _rtl92ce_gen_refresh_led_state(struct ieee80211_hw *hw)
618 struct rtl_pci_priv *pcipriv = rtl_pcipriv(hw);
619 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
620 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
621 struct rtl_led *pLed0 = &(pcipriv->ledctl.sw_led0);
623 if (rtlpci->up_first_time)
626 if (ppsc->rfoff_reason == RF_CHANGE_BY_IPS)
627 rtl92ce_sw_led_on(hw, pLed0);
628 else if (ppsc->rfoff_reason == RF_CHANGE_BY_INIT)
629 rtl92ce_sw_led_on(hw, pLed0);
631 rtl92ce_sw_led_off(hw, pLed0);
634 static bool _rtl92ce_init_mac(struct ieee80211_hw *hw)
636 struct rtl_priv *rtlpriv = rtl_priv(hw);
637 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
638 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
639 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
641 unsigned char bytetmp;
642 unsigned short wordtmp;
645 rtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x00);
646 if (rtlpcipriv->bt_coexist.bt_coexistence) {
648 value32 = rtl_read_dword(rtlpriv, REG_APS_FSMCO);
649 value32 |= (SOP_ABG | SOP_AMB | XOP_BTCK);
650 rtl_write_dword(rtlpriv, REG_APS_FSMCO, value32);
652 rtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x2b);
653 rtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL, 0x0F);
655 if (rtlpcipriv->bt_coexist.bt_coexistence) {
656 u32 u4b_tmp = rtl_read_dword(rtlpriv, REG_AFE_XTAL_CTRL);
658 u4b_tmp &= (~0x00024800);
659 rtl_write_dword(rtlpriv, REG_AFE_XTAL_CTRL, u4b_tmp);
662 bytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1) | BIT(0);
665 rtl_write_byte(rtlpriv, REG_APS_FSMCO + 1, bytetmp);
668 bytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1);
672 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "reg0xec:%x:%x\n",
673 rtl_read_dword(rtlpriv, 0xEC), bytetmp);
675 while ((bytetmp & BIT(0)) && retry < 1000) {
678 bytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1);
679 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "reg0xec:%x:%x\n",
680 rtl_read_dword(rtlpriv, 0xEC), bytetmp);
684 rtl_write_word(rtlpriv, REG_APS_FSMCO, 0x1012);
686 rtl_write_byte(rtlpriv, REG_SYS_ISO_CTRL + 1, 0x82);
689 if (rtlpcipriv->bt_coexist.bt_coexistence) {
690 bytetmp = rtl_read_byte(rtlpriv, REG_AFE_XTAL_CTRL+2) & 0xfd;
691 rtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL+2, bytetmp);
694 rtl_write_word(rtlpriv, REG_CR, 0x2ff);
696 if (_rtl92ce_llt_table_init(hw) == false)
699 rtl_write_dword(rtlpriv, REG_HISR, 0xffffffff);
700 rtl_write_byte(rtlpriv, REG_HISRE, 0xff);
702 rtl_write_word(rtlpriv, REG_TRXFF_BNDY + 2, 0x27ff);
704 wordtmp = rtl_read_word(rtlpriv, REG_TRXDMA_CTRL);
707 rtl_write_word(rtlpriv, REG_TRXDMA_CTRL, wordtmp);
709 rtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 1, 0x1F);
710 rtl_write_dword(rtlpriv, REG_RCR, rtlpci->receive_config);
711 rtl_write_dword(rtlpriv, REG_TCR, rtlpci->transmit_config);
713 rtl_write_byte(rtlpriv, 0x4d0, 0x0);
715 rtl_write_dword(rtlpriv, REG_BCNQ_DESA,
716 ((u64) rtlpci->tx_ring[BEACON_QUEUE].dma) &
718 rtl_write_dword(rtlpriv, REG_MGQ_DESA,
719 (u64) rtlpci->tx_ring[MGNT_QUEUE].dma &
721 rtl_write_dword(rtlpriv, REG_VOQ_DESA,
722 (u64) rtlpci->tx_ring[VO_QUEUE].dma & DMA_BIT_MASK(32));
723 rtl_write_dword(rtlpriv, REG_VIQ_DESA,
724 (u64) rtlpci->tx_ring[VI_QUEUE].dma & DMA_BIT_MASK(32));
725 rtl_write_dword(rtlpriv, REG_BEQ_DESA,
726 (u64) rtlpci->tx_ring[BE_QUEUE].dma & DMA_BIT_MASK(32));
727 rtl_write_dword(rtlpriv, REG_BKQ_DESA,
728 (u64) rtlpci->tx_ring[BK_QUEUE].dma & DMA_BIT_MASK(32));
729 rtl_write_dword(rtlpriv, REG_HQ_DESA,
730 (u64) rtlpci->tx_ring[HIGH_QUEUE].dma &
732 rtl_write_dword(rtlpriv, REG_RX_DESA,
733 (u64) rtlpci->rx_ring[RX_MPDU_QUEUE].dma &
736 if (IS_92C_SERIAL(rtlhal->version))
737 rtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 3, 0x77);
739 rtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 3, 0x22);
741 rtl_write_dword(rtlpriv, REG_INT_MIG, 0);
743 bytetmp = rtl_read_byte(rtlpriv, REG_APSD_CTRL);
744 rtl_write_byte(rtlpriv, REG_APSD_CTRL, bytetmp & ~BIT(6));
747 bytetmp = rtl_read_byte(rtlpriv, REG_APSD_CTRL);
748 } while ((retry < 200) && (bytetmp & BIT(7)));
750 _rtl92ce_gen_refresh_led_state(hw);
752 rtl_write_dword(rtlpriv, REG_MCUTST_1, 0x0);
757 static void _rtl92ce_hw_configure(struct ieee80211_hw *hw)
759 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
760 struct rtl_priv *rtlpriv = rtl_priv(hw);
761 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
765 reg_bw_opmode = BW_OPMODE_20MHZ;
766 reg_prsr = RATE_ALL_CCK | RATE_ALL_OFDM_AG;
768 rtl_write_byte(rtlpriv, REG_INIRTS_RATE_SEL, 0x8);
770 rtl_write_byte(rtlpriv, REG_BWOPMODE, reg_bw_opmode);
772 rtl_write_dword(rtlpriv, REG_RRSR, reg_prsr);
774 rtl_write_byte(rtlpriv, REG_SLOT, 0x09);
776 rtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE, 0x0);
778 rtl_write_word(rtlpriv, REG_FWHW_TXQ_CTRL, 0x1F80);
780 rtl_write_word(rtlpriv, REG_RL, 0x0707);
782 rtl_write_dword(rtlpriv, REG_BAR_MODE_CTRL, 0x02012802);
784 rtl_write_byte(rtlpriv, REG_HWSEQ_CTRL, 0xFF);
786 rtl_write_dword(rtlpriv, REG_DARFRC, 0x01000000);
787 rtl_write_dword(rtlpriv, REG_DARFRC + 4, 0x07060504);
788 rtl_write_dword(rtlpriv, REG_RARFRC, 0x01000000);
789 rtl_write_dword(rtlpriv, REG_RARFRC + 4, 0x07060504);
791 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
792 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4))
793 rtl_write_dword(rtlpriv, REG_AGGLEN_LMT, 0x97427431);
795 rtl_write_dword(rtlpriv, REG_AGGLEN_LMT, 0xb972a841);
797 rtl_write_byte(rtlpriv, REG_ATIMWND, 0x2);
799 rtl_write_byte(rtlpriv, REG_BCN_MAX_ERR, 0xff);
801 rtlpci->reg_bcn_ctrl_val = 0x1f;
802 rtl_write_byte(rtlpriv, REG_BCN_CTRL, rtlpci->reg_bcn_ctrl_val);
804 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);
806 rtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);
808 rtl_write_byte(rtlpriv, REG_PIFS, 0x1C);
809 rtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16);
811 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
812 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4)) {
813 rtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0020);
814 rtl_write_word(rtlpriv, REG_PROT_MODE_CTRL, 0x0402);
816 rtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0020);
817 rtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0020);
820 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
821 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4))
822 rtl_write_dword(rtlpriv, REG_FAST_EDCA_CTRL, 0x03086666);
824 rtl_write_dword(rtlpriv, REG_FAST_EDCA_CTRL, 0x086666);
826 rtl_write_byte(rtlpriv, REG_ACKTO, 0x40);
828 rtl_write_word(rtlpriv, REG_SPEC_SIFS, 0x1010);
829 rtl_write_word(rtlpriv, REG_MAC_SPEC_SIFS, 0x1010);
831 rtl_write_word(rtlpriv, REG_SIFS_CTX, 0x1010);
833 rtl_write_word(rtlpriv, REG_SIFS_TRX, 0x1010);
835 rtl_write_dword(rtlpriv, REG_MAR, 0xffffffff);
836 rtl_write_dword(rtlpriv, REG_MAR + 4, 0xffffffff);
840 static void _rtl92ce_enable_aspm_back_door(struct ieee80211_hw *hw)
842 struct rtl_priv *rtlpriv = rtl_priv(hw);
843 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
845 rtl_write_byte(rtlpriv, 0x34b, 0x93);
846 rtl_write_word(rtlpriv, 0x350, 0x870c);
847 rtl_write_byte(rtlpriv, 0x352, 0x1);
849 if (ppsc->support_backdoor)
850 rtl_write_byte(rtlpriv, 0x349, 0x1b);
852 rtl_write_byte(rtlpriv, 0x349, 0x03);
854 rtl_write_word(rtlpriv, 0x350, 0x2718);
855 rtl_write_byte(rtlpriv, 0x352, 0x1);
858 void rtl92ce_enable_hw_security_config(struct ieee80211_hw *hw)
860 struct rtl_priv *rtlpriv = rtl_priv(hw);
863 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
864 "PairwiseEncAlgorithm = %d GroupEncAlgorithm = %d\n",
865 rtlpriv->sec.pairwise_enc_algorithm,
866 rtlpriv->sec.group_enc_algorithm);
868 if (rtlpriv->cfg->mod_params->sw_crypto || rtlpriv->sec.use_sw_sec) {
869 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
870 "not open hw encryption\n");
874 sec_reg_value = SCR_TxEncEnable | SCR_RxDecEnable;
876 if (rtlpriv->sec.use_defaultkey) {
877 sec_reg_value |= SCR_TxUseDK;
878 sec_reg_value |= SCR_RxUseDK;
881 sec_reg_value |= (SCR_RXBCUSEDK | SCR_TXBCUSEDK);
883 rtl_write_byte(rtlpriv, REG_CR + 1, 0x02);
885 RT_TRACE(rtlpriv, COMP_SEC, DBG_LOUD,
886 "The SECR-value %x\n", sec_reg_value);
888 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_WPA_CONFIG, &sec_reg_value);
892 int rtl92ce_hw_init(struct ieee80211_hw *hw)
894 struct rtl_priv *rtlpriv = rtl_priv(hw);
895 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
896 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
897 struct rtl_phy *rtlphy = &(rtlpriv->phy);
898 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
899 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
900 static bool iqk_initialized; /* initialized to false */
901 bool rtstatus = true;
906 rtlpci->being_init_adapter = true;
907 rtlpriv->intf_ops->disable_aspm(hw);
908 rtstatus = _rtl92ce_init_mac(hw);
909 if (rtstatus != true) {
910 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG, "Init MAC failed\n");
915 err = rtl92c_download_fw(hw);
917 RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
918 "Failed to download FW. Init HW without FW now..\n");
920 rtlhal->fw_ready = false;
923 rtlhal->fw_ready = true;
926 rtlhal->last_hmeboxnum = 0;
927 rtl92c_phy_mac_config(hw);
928 rtl92c_phy_bb_config(hw);
929 rtlphy->rf_mode = RF_OP_BY_SW_3WIRE;
930 rtl92c_phy_rf_config(hw);
931 rtlphy->rfreg_chnlval[0] = rtl_get_rfreg(hw, (enum radio_path)0,
932 RF_CHNLBW, RFREG_OFFSET_MASK);
933 rtlphy->rfreg_chnlval[1] = rtl_get_rfreg(hw, (enum radio_path)1,
934 RF_CHNLBW, RFREG_OFFSET_MASK);
935 rtl_set_bbreg(hw, RFPGA0_RFMOD, BCCKEN, 0x1);
936 rtl_set_bbreg(hw, RFPGA0_RFMOD, BOFDMEN, 0x1);
937 rtl_set_bbreg(hw, RFPGA0_ANALOGPARAMETER2, BIT(10), 1);
938 _rtl92ce_hw_configure(hw);
939 rtl_cam_reset_all_entry(hw);
940 rtl92ce_enable_hw_security_config(hw);
942 ppsc->rfpwr_state = ERFON;
944 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_ETHER_ADDR, mac->mac_addr);
945 _rtl92ce_enable_aspm_back_door(hw);
946 rtlpriv->intf_ops->enable_aspm(hw);
948 rtl8192ce_bt_hw_init(hw);
950 if (ppsc->rfpwr_state == ERFON) {
951 rtl92c_phy_set_rfpath_switch(hw, 1);
952 if (iqk_initialized) {
953 rtl92c_phy_iq_calibrate(hw, true);
955 rtl92c_phy_iq_calibrate(hw, false);
956 iqk_initialized = true;
959 rtl92c_dm_check_txpower_tracking(hw);
960 rtl92c_phy_lc_calibrate(hw);
963 is92c = IS_92C_SERIAL(rtlhal->version);
964 tmp_u1b = efuse_read_1byte(hw, 0x1FA);
965 if (!(tmp_u1b & BIT(0))) {
966 rtl_set_rfreg(hw, RF90_PATH_A, 0x15, 0x0F, 0x05);
967 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE, "PA BIAS path A\n");
970 if (!(tmp_u1b & BIT(1)) && is92c) {
971 rtl_set_rfreg(hw, RF90_PATH_B, 0x15, 0x0F, 0x05);
972 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE, "PA BIAS path B\n");
975 if (!(tmp_u1b & BIT(4))) {
976 tmp_u1b = rtl_read_byte(rtlpriv, 0x16);
978 rtl_write_byte(rtlpriv, 0x16, tmp_u1b | 0x80);
980 rtl_write_byte(rtlpriv, 0x16, tmp_u1b | 0x90);
981 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE, "under 1.5V\n");
984 rtlpci->being_init_adapter = false;
988 static enum version_8192c _rtl92ce_read_chip_version(struct ieee80211_hw *hw)
990 struct rtl_priv *rtlpriv = rtl_priv(hw);
991 struct rtl_phy *rtlphy = &(rtlpriv->phy);
992 enum version_8192c version = VERSION_UNKNOWN;
994 const char *versionid;
996 value32 = rtl_read_dword(rtlpriv, REG_SYS_CFG);
997 if (value32 & TRP_VAUX_EN) {
998 version = (value32 & TYPE_ID) ? VERSION_A_CHIP_92C :
1001 version = (value32 & TYPE_ID) ? VERSION_B_CHIP_92C :
1006 case VERSION_B_CHIP_92C:
1007 versionid = "B_CHIP_92C";
1009 case VERSION_B_CHIP_88C:
1010 versionid = "B_CHIP_88C";
1012 case VERSION_A_CHIP_92C:
1013 versionid = "A_CHIP_92C";
1015 case VERSION_A_CHIP_88C:
1016 versionid = "A_CHIP_88C";
1019 versionid = "Unknown. Bug?";
1023 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1024 "Chip Version ID: %s\n", versionid);
1026 switch (version & 0x3) {
1028 rtlphy->rf_type = RF_1T1R;
1031 rtlphy->rf_type = RF_2T2R;
1034 rtlphy->rf_type = RF_1T2R;
1037 rtlphy->rf_type = RF_1T1R;
1038 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
1039 "ERROR RF_Type is set!!\n");
1043 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "Chip RF Type: %s\n",
1044 rtlphy->rf_type == RF_2T2R ? "RF_2T2R" : "RF_1T1R");
1049 static int _rtl92ce_set_media_status(struct ieee80211_hw *hw,
1050 enum nl80211_iftype type)
1052 struct rtl_priv *rtlpriv = rtl_priv(hw);
1053 u8 bt_msr = rtl_read_byte(rtlpriv, MSR);
1054 enum led_ctl_mode ledaction = LED_CTL_NO_LINK;
1057 if (type == NL80211_IFTYPE_UNSPECIFIED ||
1058 type == NL80211_IFTYPE_STATION) {
1059 _rtl92ce_stop_tx_beacon(hw);
1060 _rtl92ce_enable_bcn_sub_func(hw);
1061 } else if (type == NL80211_IFTYPE_ADHOC || type == NL80211_IFTYPE_AP) {
1062 _rtl92ce_resume_tx_beacon(hw);
1063 _rtl92ce_disable_bcn_sub_func(hw);
1065 RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
1066 "Set HW_VAR_MEDIA_STATUS: No such media status(%x)\n",
1071 case NL80211_IFTYPE_UNSPECIFIED:
1072 bt_msr |= MSR_NOLINK;
1073 ledaction = LED_CTL_LINK;
1074 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1075 "Set Network type to NO LINK!\n");
1077 case NL80211_IFTYPE_ADHOC:
1078 bt_msr |= MSR_ADHOC;
1079 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1080 "Set Network type to Ad Hoc!\n");
1082 case NL80211_IFTYPE_STATION:
1083 bt_msr |= MSR_INFRA;
1084 ledaction = LED_CTL_LINK;
1085 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1086 "Set Network type to STA!\n");
1088 case NL80211_IFTYPE_AP:
1090 RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE,
1091 "Set Network type to AP!\n");
1094 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
1095 "Network type %d not supported!\n", type);
1101 rtl_write_byte(rtlpriv, (MSR), bt_msr);
1102 rtlpriv->cfg->ops->led_control(hw, ledaction);
1103 if ((bt_msr & 0xfc) == MSR_AP)
1104 rtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x00);
1106 rtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x66);
1110 void rtl92ce_set_check_bssid(struct ieee80211_hw *hw, bool check_bssid)
1112 struct rtl_priv *rtlpriv = rtl_priv(hw);
1113 u32 reg_rcr = rtl_read_dword(rtlpriv, REG_RCR);
1115 if (rtlpriv->psc.rfpwr_state != ERFON)
1119 reg_rcr |= (RCR_CBSSID_DATA | RCR_CBSSID_BCN);
1120 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_RCR,
1122 _rtl92ce_set_bcn_ctrl_reg(hw, 0, BIT(4));
1123 } else if (check_bssid == false) {
1124 reg_rcr &= (~(RCR_CBSSID_DATA | RCR_CBSSID_BCN));
1125 _rtl92ce_set_bcn_ctrl_reg(hw, BIT(4), 0);
1126 rtlpriv->cfg->ops->set_hw_reg(hw,
1127 HW_VAR_RCR, (u8 *) (®_rcr));
1132 int rtl92ce_set_network_type(struct ieee80211_hw *hw, enum nl80211_iftype type)
1134 struct rtl_priv *rtlpriv = rtl_priv(hw);
1136 if (_rtl92ce_set_media_status(hw, type))
1139 if (rtlpriv->mac80211.link_state == MAC80211_LINKED) {
1140 if (type != NL80211_IFTYPE_AP)
1141 rtl92ce_set_check_bssid(hw, true);
1143 rtl92ce_set_check_bssid(hw, false);
1149 /* don't set REG_EDCA_BE_PARAM here because mac80211 will send pkt when scan */
1150 void rtl92ce_set_qos(struct ieee80211_hw *hw, int aci)
1152 struct rtl_priv *rtlpriv = rtl_priv(hw);
1153 rtl92c_dm_init_edca_turbo(hw);
1156 rtl_write_dword(rtlpriv, REG_EDCA_BK_PARAM, 0xa44f);
1159 /* rtl_write_dword(rtlpriv, REG_EDCA_BE_PARAM, u4b_ac_param); */
1162 rtl_write_dword(rtlpriv, REG_EDCA_VI_PARAM, 0x5e4322);
1165 rtl_write_dword(rtlpriv, REG_EDCA_VO_PARAM, 0x2f3222);
1168 RT_ASSERT(false, "invalid aci: %d !\n", aci);
1173 void rtl92ce_enable_interrupt(struct ieee80211_hw *hw)
1175 struct rtl_priv *rtlpriv = rtl_priv(hw);
1176 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1178 rtl_write_dword(rtlpriv, REG_HIMR, rtlpci->irq_mask[0] & 0xFFFFFFFF);
1179 rtl_write_dword(rtlpriv, REG_HIMRE, rtlpci->irq_mask[1] & 0xFFFFFFFF);
1182 void rtl92ce_disable_interrupt(struct ieee80211_hw *hw)
1184 struct rtl_priv *rtlpriv = rtl_priv(hw);
1185 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1187 rtl_write_dword(rtlpriv, REG_HIMR, IMR8190_DISABLED);
1188 rtl_write_dword(rtlpriv, REG_HIMRE, IMR8190_DISABLED);
1189 synchronize_irq(rtlpci->pdev->irq);
1192 static void _rtl92ce_poweroff_adapter(struct ieee80211_hw *hw)
1194 struct rtl_priv *rtlpriv = rtl_priv(hw);
1195 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
1196 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1200 rtlpriv->intf_ops->enable_aspm(hw);
1201 rtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF);
1202 rtl_set_rfreg(hw, RF90_PATH_A, 0x00, RFREG_OFFSET_MASK, 0x00);
1203 rtl_write_byte(rtlpriv, REG_RF_CTRL, 0x00);
1204 rtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x40);
1205 rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);
1206 rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE0);
1207 if ((rtl_read_byte(rtlpriv, REG_MCUFWDL) & BIT(7)) && rtlhal->fw_ready)
1208 rtl92c_firmware_selfreset(hw);
1209 rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, 0x51);
1210 rtl_write_byte(rtlpriv, REG_MCUFWDL, 0x00);
1211 rtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x00000000);
1212 u1b_tmp = rtl_read_byte(rtlpriv, REG_GPIO_PIN_CTRL);
1213 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
1214 ((rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4) ||
1215 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC8))) {
1216 rtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x00F30000 |
1219 rtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x00FF0000 |
1222 rtl_write_word(rtlpriv, REG_GPIO_IO_SEL, 0x0790);
1223 rtl_write_word(rtlpriv, REG_LEDCFG0, 0x8080);
1224 rtl_write_byte(rtlpriv, REG_AFE_PLL_CTRL, 0x80);
1225 rtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x23);
1226 if (rtlpcipriv->bt_coexist.bt_coexistence) {
1227 u4b_tmp = rtl_read_dword(rtlpriv, REG_AFE_XTAL_CTRL);
1228 u4b_tmp |= 0x03824800;
1229 rtl_write_dword(rtlpriv, REG_AFE_XTAL_CTRL, u4b_tmp);
1231 rtl_write_dword(rtlpriv, REG_AFE_XTAL_CTRL, 0x0e);
1234 rtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x0e);
1235 rtl_write_byte(rtlpriv, REG_APS_FSMCO + 1, 0x10);
1238 void rtl92ce_card_disable(struct ieee80211_hw *hw)
1240 struct rtl_priv *rtlpriv = rtl_priv(hw);
1241 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
1242 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1243 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1244 enum nl80211_iftype opmode;
1246 mac->link_state = MAC80211_NOLINK;
1247 opmode = NL80211_IFTYPE_UNSPECIFIED;
1248 _rtl92ce_set_media_status(hw, opmode);
1249 if (rtlpci->driver_is_goingto_unload ||
1250 ppsc->rfoff_reason > RF_CHANGE_BY_PS)
1251 rtlpriv->cfg->ops->led_control(hw, LED_CTL_POWER_OFF);
1252 RT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);
1253 _rtl92ce_poweroff_adapter(hw);
1256 void rtl92ce_interrupt_recognized(struct ieee80211_hw *hw,
1257 u32 *p_inta, u32 *p_intb)
1259 struct rtl_priv *rtlpriv = rtl_priv(hw);
1260 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1262 *p_inta = rtl_read_dword(rtlpriv, ISR) & rtlpci->irq_mask[0];
1263 rtl_write_dword(rtlpriv, ISR, *p_inta);
1266 * *p_intb = rtl_read_dword(rtlpriv, REG_HISRE) & rtlpci->irq_mask[1];
1267 * rtl_write_dword(rtlpriv, ISR + 4, *p_intb);
1271 void rtl92ce_set_beacon_related_registers(struct ieee80211_hw *hw)
1274 struct rtl_priv *rtlpriv = rtl_priv(hw);
1275 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1276 u16 bcn_interval, atim_window;
1278 bcn_interval = mac->beacon_interval;
1279 atim_window = 2; /*FIX MERGE */
1280 rtl92ce_disable_interrupt(hw);
1281 rtl_write_word(rtlpriv, REG_ATIMWND, atim_window);
1282 rtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);
1283 rtl_write_word(rtlpriv, REG_BCNTCFG, 0x660f);
1284 rtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_CCK, 0x18);
1285 rtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_OFDM, 0x18);
1286 rtl_write_byte(rtlpriv, 0x606, 0x30);
1287 rtl92ce_enable_interrupt(hw);
1290 void rtl92ce_set_beacon_interval(struct ieee80211_hw *hw)
1292 struct rtl_priv *rtlpriv = rtl_priv(hw);
1293 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1294 u16 bcn_interval = mac->beacon_interval;
1296 RT_TRACE(rtlpriv, COMP_BEACON, DBG_DMESG,
1297 "beacon_interval:%d\n", bcn_interval);
1298 rtl92ce_disable_interrupt(hw);
1299 rtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);
1300 rtl92ce_enable_interrupt(hw);
1303 void rtl92ce_update_interrupt_mask(struct ieee80211_hw *hw,
1304 u32 add_msr, u32 rm_msr)
1306 struct rtl_priv *rtlpriv = rtl_priv(hw);
1307 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1309 RT_TRACE(rtlpriv, COMP_INTR, DBG_LOUD, "add_msr:%x, rm_msr:%x\n",
1313 rtlpci->irq_mask[0] |= add_msr;
1315 rtlpci->irq_mask[0] &= (~rm_msr);
1316 rtl92ce_disable_interrupt(hw);
1317 rtl92ce_enable_interrupt(hw);
1320 static void _rtl92ce_read_txpower_info_from_hwpg(struct ieee80211_hw *hw,
1324 struct rtl_priv *rtlpriv = rtl_priv(hw);
1325 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
1326 u8 rf_path, index, tempval;
1329 for (rf_path = 0; rf_path < 2; rf_path++) {
1330 for (i = 0; i < 3; i++) {
1331 if (!autoload_fail) {
1333 eeprom_chnlarea_txpwr_cck[rf_path][i] =
1334 hwinfo[EEPROM_TXPOWERCCK + rf_path * 3 + i];
1336 eeprom_chnlarea_txpwr_ht40_1s[rf_path][i] =
1337 hwinfo[EEPROM_TXPOWERHT40_1S + rf_path * 3 +
1341 eeprom_chnlarea_txpwr_cck[rf_path][i] =
1342 EEPROM_DEFAULT_TXPOWERLEVEL;
1344 eeprom_chnlarea_txpwr_ht40_1s[rf_path][i] =
1345 EEPROM_DEFAULT_TXPOWERLEVEL;
1350 for (i = 0; i < 3; i++) {
1352 tempval = hwinfo[EEPROM_TXPOWERHT40_2SDIFF + i];
1354 tempval = EEPROM_DEFAULT_HT40_2SDIFF;
1355 rtlefuse->eeprom_chnlarea_txpwr_ht40_2sdiif[RF90_PATH_A][i] =
1357 rtlefuse->eeprom_chnlarea_txpwr_ht40_2sdiif[RF90_PATH_B][i] =
1358 ((tempval & 0xf0) >> 4);
1361 for (rf_path = 0; rf_path < 2; rf_path++)
1362 for (i = 0; i < 3; i++)
1363 RTPRINT(rtlpriv, FINIT, INIT_EEPROM,
1364 "RF(%d) EEPROM CCK Area(%d) = 0x%x\n",
1367 eeprom_chnlarea_txpwr_cck[rf_path][i]);
1368 for (rf_path = 0; rf_path < 2; rf_path++)
1369 for (i = 0; i < 3; i++)
1370 RTPRINT(rtlpriv, FINIT, INIT_EEPROM,
1371 "RF(%d) EEPROM HT40 1S Area(%d) = 0x%x\n",
1374 eeprom_chnlarea_txpwr_ht40_1s[rf_path][i]);
1375 for (rf_path = 0; rf_path < 2; rf_path++)
1376 for (i = 0; i < 3; i++)
1377 RTPRINT(rtlpriv, FINIT, INIT_EEPROM,
1378 "RF(%d) EEPROM HT40 2S Diff Area(%d) = 0x%x\n",
1381 eeprom_chnlarea_txpwr_ht40_2sdiif[rf_path][i]);
1383 for (rf_path = 0; rf_path < 2; rf_path++) {
1384 for (i = 0; i < 14; i++) {
1385 index = _rtl92c_get_chnl_group((u8) i);
1387 rtlefuse->txpwrlevel_cck[rf_path][i] =
1388 rtlefuse->eeprom_chnlarea_txpwr_cck[rf_path][index];
1389 rtlefuse->txpwrlevel_ht40_1s[rf_path][i] =
1391 eeprom_chnlarea_txpwr_ht40_1s[rf_path][index];
1394 eeprom_chnlarea_txpwr_ht40_1s[rf_path][index] -
1396 eeprom_chnlarea_txpwr_ht40_2sdiif[rf_path][index])
1398 rtlefuse->txpwrlevel_ht40_2s[rf_path][i] =
1400 eeprom_chnlarea_txpwr_ht40_1s[rf_path]
1403 eeprom_chnlarea_txpwr_ht40_2sdiif[rf_path]
1406 rtlefuse->txpwrlevel_ht40_2s[rf_path][i] = 0;
1410 for (i = 0; i < 14; i++) {
1411 RTPRINT(rtlpriv, FINIT, INIT_TxPower,
1412 "RF(%d)-Ch(%d) [CCK / HT40_1S / HT40_2S] = [0x%x / 0x%x / 0x%x]\n",
1414 rtlefuse->txpwrlevel_cck[rf_path][i],
1415 rtlefuse->txpwrlevel_ht40_1s[rf_path][i],
1416 rtlefuse->txpwrlevel_ht40_2s[rf_path][i]);
1420 for (i = 0; i < 3; i++) {
1421 if (!autoload_fail) {
1422 rtlefuse->eeprom_pwrlimit_ht40[i] =
1423 hwinfo[EEPROM_TXPWR_GROUP + i];
1424 rtlefuse->eeprom_pwrlimit_ht20[i] =
1425 hwinfo[EEPROM_TXPWR_GROUP + 3 + i];
1427 rtlefuse->eeprom_pwrlimit_ht40[i] = 0;
1428 rtlefuse->eeprom_pwrlimit_ht20[i] = 0;
1432 for (rf_path = 0; rf_path < 2; rf_path++) {
1433 for (i = 0; i < 14; i++) {
1434 index = _rtl92c_get_chnl_group((u8) i);
1436 if (rf_path == RF90_PATH_A) {
1437 rtlefuse->pwrgroup_ht20[rf_path][i] =
1438 (rtlefuse->eeprom_pwrlimit_ht20[index]
1440 rtlefuse->pwrgroup_ht40[rf_path][i] =
1441 (rtlefuse->eeprom_pwrlimit_ht40[index]
1443 } else if (rf_path == RF90_PATH_B) {
1444 rtlefuse->pwrgroup_ht20[rf_path][i] =
1445 ((rtlefuse->eeprom_pwrlimit_ht20[index]
1447 rtlefuse->pwrgroup_ht40[rf_path][i] =
1448 ((rtlefuse->eeprom_pwrlimit_ht40[index]
1452 RTPRINT(rtlpriv, FINIT, INIT_TxPower,
1453 "RF-%d pwrgroup_ht20[%d] = 0x%x\n",
1455 rtlefuse->pwrgroup_ht20[rf_path][i]);
1456 RTPRINT(rtlpriv, FINIT, INIT_TxPower,
1457 "RF-%d pwrgroup_ht40[%d] = 0x%x\n",
1459 rtlefuse->pwrgroup_ht40[rf_path][i]);
1463 for (i = 0; i < 14; i++) {
1464 index = _rtl92c_get_chnl_group((u8) i);
1467 tempval = hwinfo[EEPROM_TXPOWERHT20DIFF + index];
1469 tempval = EEPROM_DEFAULT_HT20_DIFF;
1471 rtlefuse->txpwr_ht20diff[RF90_PATH_A][i] = (tempval & 0xF);
1472 rtlefuse->txpwr_ht20diff[RF90_PATH_B][i] =
1473 ((tempval >> 4) & 0xF);
1475 if (rtlefuse->txpwr_ht20diff[RF90_PATH_A][i] & BIT(3))
1476 rtlefuse->txpwr_ht20diff[RF90_PATH_A][i] |= 0xF0;
1478 if (rtlefuse->txpwr_ht20diff[RF90_PATH_B][i] & BIT(3))
1479 rtlefuse->txpwr_ht20diff[RF90_PATH_B][i] |= 0xF0;
1481 index = _rtl92c_get_chnl_group((u8) i);
1484 tempval = hwinfo[EEPROM_TXPOWER_OFDMDIFF + index];
1486 tempval = EEPROM_DEFAULT_LEGACYHTTXPOWERDIFF;
1488 rtlefuse->txpwr_legacyhtdiff[RF90_PATH_A][i] = (tempval & 0xF);
1489 rtlefuse->txpwr_legacyhtdiff[RF90_PATH_B][i] =
1490 ((tempval >> 4) & 0xF);
1493 rtlefuse->legacy_ht_txpowerdiff =
1494 rtlefuse->txpwr_legacyhtdiff[RF90_PATH_A][7];
1496 for (i = 0; i < 14; i++)
1497 RTPRINT(rtlpriv, FINIT, INIT_TxPower,
1498 "RF-A Ht20 to HT40 Diff[%d] = 0x%x\n",
1499 i, rtlefuse->txpwr_ht20diff[RF90_PATH_A][i]);
1500 for (i = 0; i < 14; i++)
1501 RTPRINT(rtlpriv, FINIT, INIT_TxPower,
1502 "RF-A Legacy to Ht40 Diff[%d] = 0x%x\n",
1503 i, rtlefuse->txpwr_legacyhtdiff[RF90_PATH_A][i]);
1504 for (i = 0; i < 14; i++)
1505 RTPRINT(rtlpriv, FINIT, INIT_TxPower,
1506 "RF-B Ht20 to HT40 Diff[%d] = 0x%x\n",
1507 i, rtlefuse->txpwr_ht20diff[RF90_PATH_B][i]);
1508 for (i = 0; i < 14; i++)
1509 RTPRINT(rtlpriv, FINIT, INIT_TxPower,
1510 "RF-B Legacy to HT40 Diff[%d] = 0x%x\n",
1511 i, rtlefuse->txpwr_legacyhtdiff[RF90_PATH_B][i]);
1514 rtlefuse->eeprom_regulatory = (hwinfo[RF_OPTION1] & 0x7);
1516 rtlefuse->eeprom_regulatory = 0;
1517 RTPRINT(rtlpriv, FINIT, INIT_TxPower,
1518 "eeprom_regulatory = 0x%x\n", rtlefuse->eeprom_regulatory);
1520 if (!autoload_fail) {
1521 rtlefuse->eeprom_tssi[RF90_PATH_A] = hwinfo[EEPROM_TSSI_A];
1522 rtlefuse->eeprom_tssi[RF90_PATH_B] = hwinfo[EEPROM_TSSI_B];
1524 rtlefuse->eeprom_tssi[RF90_PATH_A] = EEPROM_DEFAULT_TSSI;
1525 rtlefuse->eeprom_tssi[RF90_PATH_B] = EEPROM_DEFAULT_TSSI;
1527 RTPRINT(rtlpriv, FINIT, INIT_TxPower, "TSSI_A = 0x%x, TSSI_B = 0x%x\n",
1528 rtlefuse->eeprom_tssi[RF90_PATH_A],
1529 rtlefuse->eeprom_tssi[RF90_PATH_B]);
1532 tempval = hwinfo[EEPROM_THERMAL_METER];
1534 tempval = EEPROM_DEFAULT_THERMALMETER;
1535 rtlefuse->eeprom_thermalmeter = (tempval & 0x1f);
1537 if (rtlefuse->eeprom_thermalmeter == 0x1f || autoload_fail)
1538 rtlefuse->apk_thermalmeterignore = true;
1540 rtlefuse->thermalmeter[0] = rtlefuse->eeprom_thermalmeter;
1541 RTPRINT(rtlpriv, FINIT, INIT_TxPower,
1542 "thermalmeter = 0x%x\n", rtlefuse->eeprom_thermalmeter);
1545 static void _rtl92ce_read_adapter_info(struct ieee80211_hw *hw)
1547 struct rtl_priv *rtlpriv = rtl_priv(hw);
1548 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
1549 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1551 u8 hwinfo[HWSET_MAX_SIZE];
1554 if (rtlefuse->epromtype == EEPROM_BOOT_EFUSE) {
1555 rtl_efuse_shadow_map_update(hw);
1557 memcpy((void *)hwinfo,
1558 (void *)&rtlefuse->efuse_map[EFUSE_INIT_MAP][0],
1560 } else if (rtlefuse->epromtype == EEPROM_93C46) {
1561 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
1562 "RTL819X Not boot from eeprom, check it !!");
1565 RT_PRINT_DATA(rtlpriv, COMP_INIT, DBG_DMESG, "MAP",
1566 hwinfo, HWSET_MAX_SIZE);
1568 eeprom_id = *((u16 *)&hwinfo[0]);
1569 if (eeprom_id != RTL8190_EEPROM_ID) {
1570 RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
1571 "EEPROM ID(%#x) is invalid!!\n", eeprom_id);
1572 rtlefuse->autoload_failflag = true;
1574 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "Autoload OK\n");
1575 rtlefuse->autoload_failflag = false;
1578 if (rtlefuse->autoload_failflag)
1581 for (i = 0; i < 6; i += 2) {
1582 usvalue = *(u16 *)&hwinfo[EEPROM_MAC_ADDR + i];
1583 *((u16 *) (&rtlefuse->dev_addr[i])) = usvalue;
1586 RT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "%pM\n", rtlefuse->dev_addr);
1588 _rtl92ce_read_txpower_info_from_hwpg(hw,
1589 rtlefuse->autoload_failflag,
1592 rtl8192ce_read_bt_coexist_info_from_hwpg(hw,
1593 rtlefuse->autoload_failflag,
1596 rtlefuse->eeprom_channelplan = *(u8 *)&hwinfo[EEPROM_CHANNELPLAN];
1597 rtlefuse->eeprom_version = *(u16 *)&hwinfo[EEPROM_VERSION];
1598 rtlefuse->txpwr_fromeprom = true;
1599 rtlefuse->eeprom_oemid = *(u8 *)&hwinfo[EEPROM_CUSTOMER_ID];
1601 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD,
1602 "EEPROM Customer ID: 0x%2x\n", rtlefuse->eeprom_oemid);
1604 /* set channel paln to world wide 13 */
1605 rtlefuse->channel_plan = COUNTRY_CODE_WORLD_WIDE_13;
1607 if (rtlhal->oem_id == RT_CID_DEFAULT) {
1608 switch (rtlefuse->eeprom_oemid) {
1609 case EEPROM_CID_DEFAULT:
1610 if (rtlefuse->eeprom_did == 0x8176) {
1611 if ((rtlefuse->eeprom_svid == 0x103C &&
1612 rtlefuse->eeprom_smid == 0x1629))
1613 rtlhal->oem_id = RT_CID_819x_HP;
1615 rtlhal->oem_id = RT_CID_DEFAULT;
1617 rtlhal->oem_id = RT_CID_DEFAULT;
1620 case EEPROM_CID_TOSHIBA:
1621 rtlhal->oem_id = RT_CID_TOSHIBA;
1623 case EEPROM_CID_QMI:
1624 rtlhal->oem_id = RT_CID_819x_QMI;
1626 case EEPROM_CID_WHQL:
1628 rtlhal->oem_id = RT_CID_DEFAULT;
1636 static void _rtl92ce_hal_customized_behavior(struct ieee80211_hw *hw)
1638 struct rtl_priv *rtlpriv = rtl_priv(hw);
1639 struct rtl_pci_priv *pcipriv = rtl_pcipriv(hw);
1640 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1642 switch (rtlhal->oem_id) {
1643 case RT_CID_819x_HP:
1644 pcipriv->ledctl.led_opendrain = true;
1646 case RT_CID_819x_Lenovo:
1647 case RT_CID_DEFAULT:
1648 case RT_CID_TOSHIBA:
1650 case RT_CID_819x_Acer:
1655 RT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG,
1656 "RT Customized ID: 0x%02X\n", rtlhal->oem_id);
1659 void rtl92ce_read_eeprom_info(struct ieee80211_hw *hw)
1661 struct rtl_priv *rtlpriv = rtl_priv(hw);
1662 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
1663 struct rtl_phy *rtlphy = &(rtlpriv->phy);
1664 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1667 rtlhal->version = _rtl92ce_read_chip_version(hw);
1668 if (get_rf_type(rtlphy) == RF_1T1R)
1669 rtlpriv->dm.rfpath_rxenable[0] = true;
1671 rtlpriv->dm.rfpath_rxenable[0] =
1672 rtlpriv->dm.rfpath_rxenable[1] = true;
1673 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "VersionID = 0x%4x\n",
1675 tmp_u1b = rtl_read_byte(rtlpriv, REG_9346CR);
1676 if (tmp_u1b & BIT(4)) {
1677 RT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "Boot from EEPROM\n");
1678 rtlefuse->epromtype = EEPROM_93C46;
1680 RT_TRACE(rtlpriv, COMP_INIT, DBG_DMESG, "Boot from EFUSE\n");
1681 rtlefuse->epromtype = EEPROM_BOOT_EFUSE;
1683 if (tmp_u1b & BIT(5)) {
1684 RT_TRACE(rtlpriv, COMP_INIT, DBG_LOUD, "Autoload OK\n");
1685 rtlefuse->autoload_failflag = false;
1686 _rtl92ce_read_adapter_info(hw);
1688 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG, "Autoload ERR!!\n");
1690 _rtl92ce_hal_customized_behavior(hw);
1693 static void rtl92ce_update_hal_rate_table(struct ieee80211_hw *hw,
1694 struct ieee80211_sta *sta)
1696 struct rtl_priv *rtlpriv = rtl_priv(hw);
1697 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
1698 struct rtl_phy *rtlphy = &(rtlpriv->phy);
1699 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1700 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1703 u8 nmode = mac->ht_enable;
1704 u8 mimo_ps = IEEE80211_SMPS_OFF;
1707 u8 curtxbw_40mhz = mac->bw_40;
1708 u8 curshortgi_40mhz = (sta->ht_cap.cap & IEEE80211_HT_CAP_SGI_40) ?
1710 u8 curshortgi_20mhz = (sta->ht_cap.cap & IEEE80211_HT_CAP_SGI_20) ?
1712 enum wireless_mode wirelessmode = mac->mode;
1714 if (rtlhal->current_bandtype == BAND_ON_5G)
1715 ratr_value = sta->supp_rates[1] << 4;
1717 ratr_value = sta->supp_rates[0];
1718 ratr_value |= (sta->ht_cap.mcs.rx_mask[1] << 20 |
1719 sta->ht_cap.mcs.rx_mask[0] << 12);
1720 switch (wirelessmode) {
1721 case WIRELESS_MODE_B:
1722 if (ratr_value & 0x0000000c)
1723 ratr_value &= 0x0000000d;
1725 ratr_value &= 0x0000000f;
1727 case WIRELESS_MODE_G:
1728 ratr_value &= 0x00000FF5;
1730 case WIRELESS_MODE_N_24G:
1731 case WIRELESS_MODE_N_5G:
1733 if (mimo_ps == IEEE80211_SMPS_STATIC) {
1734 ratr_value &= 0x0007F005;
1738 if (get_rf_type(rtlphy) == RF_1T2R ||
1739 get_rf_type(rtlphy) == RF_1T1R)
1740 ratr_mask = 0x000ff005;
1742 ratr_mask = 0x0f0ff005;
1744 ratr_value &= ratr_mask;
1748 if (rtlphy->rf_type == RF_1T2R)
1749 ratr_value &= 0x000ff0ff;
1751 ratr_value &= 0x0f0ff0ff;
1756 if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
1757 (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4) &&
1758 (rtlpcipriv->bt_coexist.bt_cur_state) &&
1759 (rtlpcipriv->bt_coexist.bt_ant_isolation) &&
1760 ((rtlpcipriv->bt_coexist.bt_service == BT_SCO) ||
1761 (rtlpcipriv->bt_coexist.bt_service == BT_BUSY)))
1762 ratr_value &= 0x0fffcfc0;
1764 ratr_value &= 0x0FFFFFFF;
1766 if (nmode && ((curtxbw_40mhz &&
1767 curshortgi_40mhz) || (!curtxbw_40mhz &&
1768 curshortgi_20mhz))) {
1770 ratr_value |= 0x10000000;
1771 tmp_ratr_value = (ratr_value >> 12);
1773 for (shortgi_rate = 15; shortgi_rate > 0; shortgi_rate--) {
1774 if ((1 << shortgi_rate) & tmp_ratr_value)
1778 shortgi_rate = (shortgi_rate << 12) | (shortgi_rate << 8) |
1779 (shortgi_rate << 4) | (shortgi_rate);
1782 rtl_write_dword(rtlpriv, REG_ARFR0 + ratr_index * 4, ratr_value);
1784 RT_TRACE(rtlpriv, COMP_RATR, DBG_DMESG, "%x\n",
1785 rtl_read_dword(rtlpriv, REG_ARFR0));
1788 static void rtl92ce_update_hal_rate_mask(struct ieee80211_hw *hw,
1789 struct ieee80211_sta *sta, u8 rssi_level)
1791 struct rtl_priv *rtlpriv = rtl_priv(hw);
1792 struct rtl_phy *rtlphy = &(rtlpriv->phy);
1793 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1794 struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
1795 struct rtl_sta_info *sta_entry = NULL;
1798 u8 curtxbw_40mhz = (sta->ht_cap.cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40)
1800 u8 curshortgi_40mhz = (sta->ht_cap.cap & IEEE80211_HT_CAP_SGI_40) ?
1802 u8 curshortgi_20mhz = (sta->ht_cap.cap & IEEE80211_HT_CAP_SGI_20) ?
1804 enum wireless_mode wirelessmode = 0;
1805 bool shortgi = false;
1808 u8 mimo_ps = IEEE80211_SMPS_OFF;
1810 sta_entry = (struct rtl_sta_info *) sta->drv_priv;
1811 wirelessmode = sta_entry->wireless_mode;
1812 if (mac->opmode == NL80211_IFTYPE_STATION)
1813 curtxbw_40mhz = mac->bw_40;
1814 else if (mac->opmode == NL80211_IFTYPE_AP ||
1815 mac->opmode == NL80211_IFTYPE_ADHOC)
1816 macid = sta->aid + 1;
1818 if (rtlhal->current_bandtype == BAND_ON_5G)
1819 ratr_bitmap = sta->supp_rates[1] << 4;
1821 ratr_bitmap = sta->supp_rates[0];
1822 ratr_bitmap |= (sta->ht_cap.mcs.rx_mask[1] << 20 |
1823 sta->ht_cap.mcs.rx_mask[0] << 12);
1824 switch (wirelessmode) {
1825 case WIRELESS_MODE_B:
1826 ratr_index = RATR_INX_WIRELESS_B;
1827 if (ratr_bitmap & 0x0000000c)
1828 ratr_bitmap &= 0x0000000d;
1830 ratr_bitmap &= 0x0000000f;
1832 case WIRELESS_MODE_G:
1833 ratr_index = RATR_INX_WIRELESS_GB;
1835 if (rssi_level == 1)
1836 ratr_bitmap &= 0x00000f00;
1837 else if (rssi_level == 2)
1838 ratr_bitmap &= 0x00000ff0;
1840 ratr_bitmap &= 0x00000ff5;
1842 case WIRELESS_MODE_A:
1843 ratr_index = RATR_INX_WIRELESS_A;
1844 ratr_bitmap &= 0x00000ff0;
1846 case WIRELESS_MODE_N_24G:
1847 case WIRELESS_MODE_N_5G:
1848 ratr_index = RATR_INX_WIRELESS_NGB;
1850 if (mimo_ps == IEEE80211_SMPS_STATIC) {
1851 if (rssi_level == 1)
1852 ratr_bitmap &= 0x00070000;
1853 else if (rssi_level == 2)
1854 ratr_bitmap &= 0x0007f000;
1856 ratr_bitmap &= 0x0007f005;
1858 if (rtlphy->rf_type == RF_1T2R ||
1859 rtlphy->rf_type == RF_1T1R) {
1860 if (curtxbw_40mhz) {
1861 if (rssi_level == 1)
1862 ratr_bitmap &= 0x000f0000;
1863 else if (rssi_level == 2)
1864 ratr_bitmap &= 0x000ff000;
1866 ratr_bitmap &= 0x000ff015;
1868 if (rssi_level == 1)
1869 ratr_bitmap &= 0x000f0000;
1870 else if (rssi_level == 2)
1871 ratr_bitmap &= 0x000ff000;
1873 ratr_bitmap &= 0x000ff005;
1876 if (curtxbw_40mhz) {
1877 if (rssi_level == 1)
1878 ratr_bitmap &= 0x0f0f0000;
1879 else if (rssi_level == 2)
1880 ratr_bitmap &= 0x0f0ff000;
1882 ratr_bitmap &= 0x0f0ff015;
1884 if (rssi_level == 1)
1885 ratr_bitmap &= 0x0f0f0000;
1886 else if (rssi_level == 2)
1887 ratr_bitmap &= 0x0f0ff000;
1889 ratr_bitmap &= 0x0f0ff005;
1894 if ((curtxbw_40mhz && curshortgi_40mhz) ||
1895 (!curtxbw_40mhz && curshortgi_20mhz)) {
1899 else if (macid == 1)
1904 ratr_index = RATR_INX_WIRELESS_NGB;
1906 if (rtlphy->rf_type == RF_1T2R)
1907 ratr_bitmap &= 0x000ff0ff;
1909 ratr_bitmap &= 0x0f0ff0ff;
1912 RT_TRACE(rtlpriv, COMP_RATR, DBG_DMESG,
1913 "ratr_bitmap :%x\n", ratr_bitmap);
1914 *(u32 *)&rate_mask = EF4BYTE((ratr_bitmap & 0x0fffffff) |
1915 (ratr_index << 28));
1916 rate_mask[4] = macid | (shortgi ? 0x20 : 0x00) | 0x80;
1917 RT_TRACE(rtlpriv, COMP_RATR, DBG_DMESG,
1918 "Rate_index:%x, ratr_val:%x, %x:%x:%x:%x:%x\n",
1919 ratr_index, ratr_bitmap,
1920 rate_mask[0], rate_mask[1], rate_mask[2], rate_mask[3],
1922 rtl92c_fill_h2c_cmd(hw, H2C_RA_MASK, 5, rate_mask);
1925 sta_entry->ratr_index = ratr_index;
1928 void rtl92ce_update_hal_rate_tbl(struct ieee80211_hw *hw,
1929 struct ieee80211_sta *sta, u8 rssi_level)
1931 struct rtl_priv *rtlpriv = rtl_priv(hw);
1933 if (rtlpriv->dm.useramask)
1934 rtl92ce_update_hal_rate_mask(hw, sta, rssi_level);
1936 rtl92ce_update_hal_rate_table(hw, sta);
1939 void rtl92ce_update_channel_access_setting(struct ieee80211_hw *hw)
1941 struct rtl_priv *rtlpriv = rtl_priv(hw);
1942 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
1945 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SLOT_TIME,
1946 (u8 *)&mac->slot_time);
1947 if (!mac->ht_enable)
1948 sifs_timer = 0x0a0a;
1950 sifs_timer = 0x1010;
1951 rtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SIFS, (u8 *)&sifs_timer);
1954 bool rtl92ce_gpio_radio_on_off_checking(struct ieee80211_hw *hw, u8 *valid)
1956 struct rtl_priv *rtlpriv = rtl_priv(hw);
1957 struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
1958 struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
1959 enum rf_pwrstate e_rfpowerstate_toset;
1961 bool actuallyset = false;
1964 if (rtlpci->being_init_adapter)
1967 if (ppsc->swrf_processing)
1970 spin_lock_irqsave(&rtlpriv->locks.rf_ps_lock, flag);
1971 if (ppsc->rfchange_inprogress) {
1972 spin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);
1975 ppsc->rfchange_inprogress = true;
1976 spin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);
1979 rtl_write_byte(rtlpriv, REG_MAC_PINMUX_CFG, rtl_read_byte(rtlpriv,
1980 REG_MAC_PINMUX_CFG)&~(BIT(3)));
1982 u1tmp = rtl_read_byte(rtlpriv, REG_GPIO_IO_SEL);
1983 e_rfpowerstate_toset = (u1tmp & BIT(3)) ? ERFON : ERFOFF;
1985 if ((ppsc->hwradiooff) && (e_rfpowerstate_toset == ERFON)) {
1986 RT_TRACE(rtlpriv, COMP_RF, DBG_DMESG,
1987 "GPIOChangeRF - HW Radio ON, RF ON\n");
1989 e_rfpowerstate_toset = ERFON;
1990 ppsc->hwradiooff = false;
1992 } else if ((ppsc->hwradiooff == false)
1993 && (e_rfpowerstate_toset == ERFOFF)) {
1994 RT_TRACE(rtlpriv, COMP_RF, DBG_DMESG,
1995 "GPIOChangeRF - HW Radio OFF, RF OFF\n");
1997 e_rfpowerstate_toset = ERFOFF;
1998 ppsc->hwradiooff = true;
2003 spin_lock_irqsave(&rtlpriv->locks.rf_ps_lock, flag);
2004 ppsc->rfchange_inprogress = false;
2005 spin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);
2007 if (ppsc->reg_rfps_level & RT_RF_OFF_LEVL_HALT_NIC)
2008 RT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);
2010 spin_lock_irqsave(&rtlpriv->locks.rf_ps_lock, flag);
2011 ppsc->rfchange_inprogress = false;
2012 spin_unlock_irqrestore(&rtlpriv->locks.rf_ps_lock, flag);
2016 return !ppsc->hwradiooff;
2020 void rtl92ce_set_key(struct ieee80211_hw *hw, u32 key_index,
2021 u8 *p_macaddr, bool is_group, u8 enc_algo,
2022 bool is_wepkey, bool clear_all)
2024 struct rtl_priv *rtlpriv = rtl_priv(hw);
2025 struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
2026 struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
2027 u8 *macaddr = p_macaddr;
2029 bool is_pairwise = false;
2031 static u8 cam_const_addr[4][6] = {
2032 {0x00, 0x00, 0x00, 0x00, 0x00, 0x00},
2033 {0x00, 0x00, 0x00, 0x00, 0x00, 0x01},
2034 {0x00, 0x00, 0x00, 0x00, 0x00, 0x02},
2035 {0x00, 0x00, 0x00, 0x00, 0x00, 0x03}
2037 static u8 cam_const_broad[] = {
2038 0xff, 0xff, 0xff, 0xff, 0xff, 0xff
2044 u8 clear_number = 5;
2046 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG, "clear_all\n");
2048 for (idx = 0; idx < clear_number; idx++) {
2049 rtl_cam_mark_invalid(hw, cam_offset + idx);
2050 rtl_cam_empty_entry(hw, cam_offset + idx);
2053 memset(rtlpriv->sec.key_buf[idx], 0,
2055 rtlpriv->sec.key_len[idx] = 0;
2061 case WEP40_ENCRYPTION:
2062 enc_algo = CAM_WEP40;
2064 case WEP104_ENCRYPTION:
2065 enc_algo = CAM_WEP104;
2067 case TKIP_ENCRYPTION:
2068 enc_algo = CAM_TKIP;
2070 case AESCCMP_ENCRYPTION:
2074 RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
2075 "switch case not processed\n");
2076 enc_algo = CAM_TKIP;
2080 if (is_wepkey || rtlpriv->sec.use_defaultkey) {
2081 macaddr = cam_const_addr[key_index];
2082 entry_id = key_index;
2085 macaddr = cam_const_broad;
2086 entry_id = key_index;
2088 if (mac->opmode == NL80211_IFTYPE_AP) {
2089 entry_id = rtl_cam_get_free_entry(hw,
2091 if (entry_id >= TOTAL_CAM_ENTRY) {
2092 RT_TRACE(rtlpriv, COMP_SEC,
2094 "Can not find free hw security cam entry\n");
2098 entry_id = CAM_PAIRWISE_KEY_POSITION;
2101 key_index = PAIRWISE_KEYIDX;
2106 if (rtlpriv->sec.key_len[key_index] == 0) {
2107 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
2108 "delete one entry, entry_id is %d\n",
2110 if (mac->opmode == NL80211_IFTYPE_AP)
2111 rtl_cam_del_entry(hw, p_macaddr);
2112 rtl_cam_delete_one_entry(hw, p_macaddr, entry_id);
2114 RT_TRACE(rtlpriv, COMP_SEC, DBG_LOUD,
2115 "The insert KEY length is %d\n",
2116 rtlpriv->sec.key_len[PAIRWISE_KEYIDX]);
2117 RT_TRACE(rtlpriv, COMP_SEC, DBG_LOUD,
2118 "The insert KEY is %x %x\n",
2119 rtlpriv->sec.key_buf[0][0],
2120 rtlpriv->sec.key_buf[0][1]);
2122 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
2125 RT_PRINT_DATA(rtlpriv, COMP_SEC, DBG_LOUD,
2126 "Pairwise Key content",
2127 rtlpriv->sec.pairwise_key,
2129 key_len[PAIRWISE_KEYIDX]);
2131 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
2132 "set Pairwise key\n");
2134 rtl_cam_add_one_entry(hw, macaddr, key_index,
2136 CAM_CONFIG_NO_USEDK,
2138 key_buf[key_index]);
2140 RT_TRACE(rtlpriv, COMP_SEC, DBG_DMESG,
2143 if (mac->opmode == NL80211_IFTYPE_ADHOC) {
2144 rtl_cam_add_one_entry(hw,
2147 CAM_PAIRWISE_KEY_POSITION,
2149 CAM_CONFIG_NO_USEDK,
2150 rtlpriv->sec.key_buf
2154 rtl_cam_add_one_entry(hw, macaddr, key_index,
2156 CAM_CONFIG_NO_USEDK,
2157 rtlpriv->sec.key_buf[entry_id]);
2164 static void rtl8192ce_bt_var_init(struct ieee80211_hw *hw)
2166 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
2168 rtlpcipriv->bt_coexist.bt_coexistence =
2169 rtlpcipriv->bt_coexist.eeprom_bt_coexist;
2170 rtlpcipriv->bt_coexist.bt_ant_num =
2171 rtlpcipriv->bt_coexist.eeprom_bt_ant_num;
2172 rtlpcipriv->bt_coexist.bt_coexist_type =
2173 rtlpcipriv->bt_coexist.eeprom_bt_type;
2175 if (rtlpcipriv->bt_coexist.reg_bt_iso == 2)
2176 rtlpcipriv->bt_coexist.bt_ant_isolation =
2177 rtlpcipriv->bt_coexist.eeprom_bt_ant_isolation;
2179 rtlpcipriv->bt_coexist.bt_ant_isolation =
2180 rtlpcipriv->bt_coexist.reg_bt_iso;
2182 rtlpcipriv->bt_coexist.bt_radio_shared_type =
2183 rtlpcipriv->bt_coexist.eeprom_bt_radio_shared;
2185 if (rtlpcipriv->bt_coexist.bt_coexistence) {
2187 if (rtlpcipriv->bt_coexist.reg_bt_sco == 1)
2188 rtlpcipriv->bt_coexist.bt_service = BT_OTHER_ACTION;
2189 else if (rtlpcipriv->bt_coexist.reg_bt_sco == 2)
2190 rtlpcipriv->bt_coexist.bt_service = BT_SCO;
2191 else if (rtlpcipriv->bt_coexist.reg_bt_sco == 4)
2192 rtlpcipriv->bt_coexist.bt_service = BT_BUSY;
2193 else if (rtlpcipriv->bt_coexist.reg_bt_sco == 5)
2194 rtlpcipriv->bt_coexist.bt_service = BT_OTHERBUSY;
2196 rtlpcipriv->bt_coexist.bt_service = BT_IDLE;
2198 rtlpcipriv->bt_coexist.bt_edca_ul = 0;
2199 rtlpcipriv->bt_coexist.bt_edca_dl = 0;
2200 rtlpcipriv->bt_coexist.bt_rssi_state = 0xff;
2204 void rtl8192ce_read_bt_coexist_info_from_hwpg(struct ieee80211_hw *hw,
2205 bool auto_load_fail, u8 *hwinfo)
2207 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
2210 if (!auto_load_fail) {
2211 rtlpcipriv->bt_coexist.eeprom_bt_coexist =
2212 ((hwinfo[RF_OPTION1] & 0xe0) >> 5);
2213 value = hwinfo[RF_OPTION4];
2214 rtlpcipriv->bt_coexist.eeprom_bt_type = ((value & 0xe) >> 1);
2215 rtlpcipriv->bt_coexist.eeprom_bt_ant_num = (value & 0x1);
2216 rtlpcipriv->bt_coexist.eeprom_bt_ant_isolation =
2217 ((value & 0x10) >> 4);
2218 rtlpcipriv->bt_coexist.eeprom_bt_radio_shared =
2219 ((value & 0x20) >> 5);
2221 rtlpcipriv->bt_coexist.eeprom_bt_coexist = 0;
2222 rtlpcipriv->bt_coexist.eeprom_bt_type = BT_2WIRE;
2223 rtlpcipriv->bt_coexist.eeprom_bt_ant_num = ANT_X2;
2224 rtlpcipriv->bt_coexist.eeprom_bt_ant_isolation = 0;
2225 rtlpcipriv->bt_coexist.eeprom_bt_radio_shared = BT_RADIO_SHARED;
2228 rtl8192ce_bt_var_init(hw);
2231 void rtl8192ce_bt_reg_init(struct ieee80211_hw *hw)
2233 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
2235 /* 0:Low, 1:High, 2:From Efuse. */
2236 rtlpcipriv->bt_coexist.reg_bt_iso = 2;
2237 /* 0:Idle, 1:None-SCO, 2:SCO, 3:From Counter. */
2238 rtlpcipriv->bt_coexist.reg_bt_sco = 3;
2239 /* 0:Disable BT control A-MPDU, 1:Enable BT control A-MPDU. */
2240 rtlpcipriv->bt_coexist.reg_bt_sco = 0;
2244 void rtl8192ce_bt_hw_init(struct ieee80211_hw *hw)
2246 struct rtl_priv *rtlpriv = rtl_priv(hw);
2247 struct rtl_phy *rtlphy = &(rtlpriv->phy);
2248 struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
2252 if (rtlpcipriv->bt_coexist.bt_coexistence &&
2253 ((rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4) ||
2254 rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC8)) {
2256 if (rtlpcipriv->bt_coexist.bt_ant_isolation)
2257 rtl_write_byte(rtlpriv, REG_GPIO_MUXCFG, 0xa0);
2259 u1_tmp = rtl_read_byte(rtlpriv, 0x4fd) &
2260 BIT_OFFSET_LEN_MASK_32(0, 1);
2262 ((rtlpcipriv->bt_coexist.bt_ant_isolation == 1) ?
2263 0 : BIT_OFFSET_LEN_MASK_32(1, 1)) |
2264 ((rtlpcipriv->bt_coexist.bt_service == BT_SCO) ?
2265 0 : BIT_OFFSET_LEN_MASK_32(2, 1));
2266 rtl_write_byte(rtlpriv, 0x4fd, u1_tmp);
2268 rtl_write_dword(rtlpriv, REG_BT_COEX_TABLE+4, 0xaaaa9aaa);
2269 rtl_write_dword(rtlpriv, REG_BT_COEX_TABLE+8, 0xffbd0040);
2270 rtl_write_dword(rtlpriv, REG_BT_COEX_TABLE+0xc, 0x40000010);
2272 /* Config to 1T1R. */
2273 if (rtlphy->rf_type == RF_1T1R) {
2274 u1_tmp = rtl_read_byte(rtlpriv, ROFDM0_TRXPATHENABLE);
2275 u1_tmp &= ~(BIT_OFFSET_LEN_MASK_32(1, 1));
2276 rtl_write_byte(rtlpriv, ROFDM0_TRXPATHENABLE, u1_tmp);
2278 u1_tmp = rtl_read_byte(rtlpriv, ROFDM1_TRXPATHENABLE);
2279 u1_tmp &= ~(BIT_OFFSET_LEN_MASK_32(1, 1));
2280 rtl_write_byte(rtlpriv, ROFDM1_TRXPATHENABLE, u1_tmp);
2285 void rtl92ce_suspend(struct ieee80211_hw *hw)
2289 void rtl92ce_resume(struct ieee80211_hw *hw)