1 #ifndef __SOUND_EMU10K1_H
2 #define __SOUND_EMU10K1_H
5 * Copyright (c) by Jaroslav Kysela <perex@suse.cz>,
7 * Definitions for EMU10K1 (SB Live!) chips
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
28 #include <sound/pcm.h>
29 #include <sound/rawmidi.h>
30 #include <sound/hwdep.h>
31 #include <sound/ac97_codec.h>
32 #include <sound/util_mem.h>
33 #include <sound/pcm-indirect.h>
34 #include <sound/timer.h>
35 #include <linux/interrupt.h>
38 #ifndef PCI_VENDOR_ID_CREATIVE
39 #define PCI_VENDOR_ID_CREATIVE 0x1102
41 #ifndef PCI_DEVICE_ID_CREATIVE_EMU10K1
42 #define PCI_DEVICE_ID_CREATIVE_EMU10K1 0x0002
45 /* ------------------- DEFINES -------------------- */
47 #define EMUPAGESIZE 4096
48 #define MAXREQVOICES 8
52 #define NUM_G 64 /* use all channels */
54 #define NUM_EFX_PLAYBACK 16
56 /* FIXME? - according to the OSS driver the EMU10K1 needs a 29 bit DMA mask */
57 #define EMU10K1_DMA_MASK 0x7fffffffUL /* 31bit */
58 #define AUDIGY_DMA_MASK 0xffffffffUL /* 32bit */
60 #define TMEMSIZE 256*1024
63 #define IP_TO_CP(ip) ((ip == 0) ? 0 : (((0x00001000uL | (ip & 0x00000FFFL)) << (((ip >> 12) & 0x000FL) + 4)) & 0xFFFF0000uL))
65 // Audigy specify registers are prefixed with 'A_'
67 /************************************************************************************************/
68 /* PCI function 0 registers, address = <val> + PCIBASE0 */
69 /************************************************************************************************/
71 #define PTR 0x00 /* Indexed register set pointer register */
72 /* NOTE: The CHANNELNUM and ADDRESS words can */
73 /* be modified independently of each other. */
74 #define PTR_CHANNELNUM_MASK 0x0000003f /* For each per-channel register, indicates the */
75 /* channel number of the register to be */
76 /* accessed. For non per-channel registers the */
77 /* value should be set to zero. */
78 #define PTR_ADDRESS_MASK 0x07ff0000 /* Register index */
79 #define A_PTR_ADDRESS_MASK 0x0fff0000
81 #define DATA 0x04 /* Indexed register set data register */
83 #define IPR 0x08 /* Global interrupt pending register */
84 /* Clear pending interrupts by writing a 1 to */
85 /* the relevant bits and zero to the other bits */
86 #define IPR_P16V 0x80000000 /* Bit set when the CA0151 P16V chip wishes
88 #define IPR_GPIOMSG 0x20000000 /* GPIO message interrupt (RE'd, still not sure
89 which INTE bits enable it) */
91 /* The next two interrupts are for the midi port on the Audigy Drive (A_MPU1) */
92 #define IPR_A_MIDITRANSBUFEMPTY2 0x10000000 /* MIDI UART transmit buffer empty */
93 #define IPR_A_MIDIRECVBUFEMPTY2 0x08000000 /* MIDI UART receive buffer empty */
95 #define IPR_SPDIFBUFFULL 0x04000000 /* SPDIF capture related, 10k2 only? (RE) */
96 #define IPR_SPDIFBUFHALFFULL 0x02000000 /* SPDIF capture related? (RE) */
98 #define IPR_SAMPLERATETRACKER 0x01000000 /* Sample rate tracker lock status change */
99 #define IPR_FXDSP 0x00800000 /* Enable FX DSP interrupts */
100 #define IPR_FORCEINT 0x00400000 /* Force Sound Blaster interrupt */
101 #define IPR_PCIERROR 0x00200000 /* PCI bus error */
102 #define IPR_VOLINCR 0x00100000 /* Volume increment button pressed */
103 #define IPR_VOLDECR 0x00080000 /* Volume decrement button pressed */
104 #define IPR_MUTE 0x00040000 /* Mute button pressed */
105 #define IPR_MICBUFFULL 0x00020000 /* Microphone buffer full */
106 #define IPR_MICBUFHALFFULL 0x00010000 /* Microphone buffer half full */
107 #define IPR_ADCBUFFULL 0x00008000 /* ADC buffer full */
108 #define IPR_ADCBUFHALFFULL 0x00004000 /* ADC buffer half full */
109 #define IPR_EFXBUFFULL 0x00002000 /* Effects buffer full */
110 #define IPR_EFXBUFHALFFULL 0x00001000 /* Effects buffer half full */
111 #define IPR_GPSPDIFSTATUSCHANGE 0x00000800 /* GPSPDIF channel status change */
112 #define IPR_CDROMSTATUSCHANGE 0x00000400 /* CD-ROM channel status change */
113 #define IPR_INTERVALTIMER 0x00000200 /* Interval timer terminal count */
114 #define IPR_MIDITRANSBUFEMPTY 0x00000100 /* MIDI UART transmit buffer empty */
115 #define IPR_MIDIRECVBUFEMPTY 0x00000080 /* MIDI UART receive buffer empty */
116 #define IPR_CHANNELLOOP 0x00000040 /* Channel (half) loop interrupt(s) pending */
117 #define IPR_CHANNELNUMBERMASK 0x0000003f /* When IPR_CHANNELLOOP is set, indicates the */
118 /* highest set channel in CLIPL, CLIPH, HLIPL, */
119 /* or HLIPH. When IP is written with CL set, */
120 /* the bit in H/CLIPL or H/CLIPH corresponding */
121 /* to the CIN value written will be cleared. */
123 #define INTE 0x0c /* Interrupt enable register */
124 #define INTE_VIRTUALSB_MASK 0xc0000000 /* Virtual Soundblaster I/O port capture */
125 #define INTE_VIRTUALSB_220 0x00000000 /* Capture at I/O base address 0x220-0x22f */
126 #define INTE_VIRTUALSB_240 0x40000000 /* Capture at I/O base address 0x240 */
127 #define INTE_VIRTUALSB_260 0x80000000 /* Capture at I/O base address 0x260 */
128 #define INTE_VIRTUALSB_280 0xc0000000 /* Capture at I/O base address 0x280 */
129 #define INTE_VIRTUALMPU_MASK 0x30000000 /* Virtual MPU I/O port capture */
130 #define INTE_VIRTUALMPU_300 0x00000000 /* Capture at I/O base address 0x300-0x301 */
131 #define INTE_VIRTUALMPU_310 0x10000000 /* Capture at I/O base address 0x310 */
132 #define INTE_VIRTUALMPU_320 0x20000000 /* Capture at I/O base address 0x320 */
133 #define INTE_VIRTUALMPU_330 0x30000000 /* Capture at I/O base address 0x330 */
134 #define INTE_MASTERDMAENABLE 0x08000000 /* Master DMA emulation at 0x000-0x00f */
135 #define INTE_SLAVEDMAENABLE 0x04000000 /* Slave DMA emulation at 0x0c0-0x0df */
136 #define INTE_MASTERPICENABLE 0x02000000 /* Master PIC emulation at 0x020-0x021 */
137 #define INTE_SLAVEPICENABLE 0x01000000 /* Slave PIC emulation at 0x0a0-0x0a1 */
138 #define INTE_VSBENABLE 0x00800000 /* Enable virtual Soundblaster */
139 #define INTE_ADLIBENABLE 0x00400000 /* Enable AdLib emulation at 0x388-0x38b */
140 #define INTE_MPUENABLE 0x00200000 /* Enable virtual MPU */
141 #define INTE_FORCEINT 0x00100000 /* Continuously assert INTAN */
143 #define INTE_MRHANDENABLE 0x00080000 /* Enable the "Mr. Hand" logic */
144 /* NOTE: There is no reason to use this under */
145 /* Linux, and it will cause odd hardware */
146 /* behavior and possibly random segfaults and */
147 /* lockups if enabled. */
149 /* The next two interrupts are for the midi port on the Audigy Drive (A_MPU1) */
150 #define INTE_A_MIDITXENABLE2 0x00020000 /* Enable MIDI transmit-buffer-empty interrupts */
151 #define INTE_A_MIDIRXENABLE2 0x00010000 /* Enable MIDI receive-buffer-empty interrupts */
154 #define INTE_SAMPLERATETRACKER 0x00002000 /* Enable sample rate tracker interrupts */
155 /* NOTE: This bit must always be enabled */
156 #define INTE_FXDSPENABLE 0x00001000 /* Enable FX DSP interrupts */
157 #define INTE_PCIERRORENABLE 0x00000800 /* Enable PCI bus error interrupts */
158 #define INTE_VOLINCRENABLE 0x00000400 /* Enable volume increment button interrupts */
159 #define INTE_VOLDECRENABLE 0x00000200 /* Enable volume decrement button interrupts */
160 #define INTE_MUTEENABLE 0x00000100 /* Enable mute button interrupts */
161 #define INTE_MICBUFENABLE 0x00000080 /* Enable microphone buffer interrupts */
162 #define INTE_ADCBUFENABLE 0x00000040 /* Enable ADC buffer interrupts */
163 #define INTE_EFXBUFENABLE 0x00000020 /* Enable Effects buffer interrupts */
164 #define INTE_GPSPDIFENABLE 0x00000010 /* Enable GPSPDIF status interrupts */
165 #define INTE_CDSPDIFENABLE 0x00000008 /* Enable CDSPDIF status interrupts */
166 #define INTE_INTERVALTIMERENB 0x00000004 /* Enable interval timer interrupts */
167 #define INTE_MIDITXENABLE 0x00000002 /* Enable MIDI transmit-buffer-empty interrupts */
168 #define INTE_MIDIRXENABLE 0x00000001 /* Enable MIDI receive-buffer-empty interrupts */
170 #define WC 0x10 /* Wall Clock register */
171 #define WC_SAMPLECOUNTER_MASK 0x03FFFFC0 /* Sample periods elapsed since reset */
172 #define WC_SAMPLECOUNTER 0x14060010
173 #define WC_CURRENTCHANNEL 0x0000003F /* Channel [0..63] currently being serviced */
174 /* NOTE: Each channel takes 1/64th of a sample */
175 /* period to be serviced. */
177 #define HCFG 0x14 /* Hardware config register */
178 /* NOTE: There is no reason to use the legacy */
179 /* SoundBlaster emulation stuff described below */
180 /* under Linux, and all kinds of weird hardware */
181 /* behavior can result if you try. Don't. */
182 #define HCFG_LEGACYFUNC_MASK 0xe0000000 /* Legacy function number */
183 #define HCFG_LEGACYFUNC_MPU 0x00000000 /* Legacy MPU */
184 #define HCFG_LEGACYFUNC_SB 0x40000000 /* Legacy SB */
185 #define HCFG_LEGACYFUNC_AD 0x60000000 /* Legacy AD */
186 #define HCFG_LEGACYFUNC_MPIC 0x80000000 /* Legacy MPIC */
187 #define HCFG_LEGACYFUNC_MDMA 0xa0000000 /* Legacy MDMA */
188 #define HCFG_LEGACYFUNC_SPCI 0xc0000000 /* Legacy SPCI */
189 #define HCFG_LEGACYFUNC_SDMA 0xe0000000 /* Legacy SDMA */
190 #define HCFG_IOCAPTUREADDR 0x1f000000 /* The 4 LSBs of the captured I/O address. */
191 #define HCFG_LEGACYWRITE 0x00800000 /* 1 = write, 0 = read */
192 #define HCFG_LEGACYWORD 0x00400000 /* 1 = word, 0 = byte */
193 #define HCFG_LEGACYINT 0x00200000 /* 1 = legacy event captured. Write 1 to clear. */
194 /* NOTE: The rest of the bits in this register */
195 /* _are_ relevant under Linux. */
196 #define HCFG_CODECFORMAT_MASK 0x00070000 /* CODEC format */
197 #define HCFG_CODECFORMAT_AC97 0x00000000 /* AC97 CODEC format -- Primary Output */
198 #define HCFG_CODECFORMAT_I2S 0x00010000 /* I2S CODEC format -- Secondary (Rear) Output */
199 #define HCFG_GPINPUT0 0x00004000 /* External pin112 */
200 #define HCFG_GPINPUT1 0x00002000 /* External pin110 */
201 #define HCFG_GPOUTPUT_MASK 0x00001c00 /* External pins which may be controlled */
202 #define HCFG_GPOUT0 0x00001000 /* External pin? (spdif enable on 5.1) */
203 #define HCFG_GPOUT1 0x00000800 /* External pin? (IR) */
204 #define HCFG_GPOUT2 0x00000400 /* External pin? (IR) */
205 #define HCFG_JOYENABLE 0x00000200 /* Internal joystick enable */
206 #define HCFG_PHASETRACKENABLE 0x00000100 /* Phase tracking enable */
207 /* 1 = Force all 3 async digital inputs to use */
208 /* the same async sample rate tracker (ZVIDEO) */
209 #define HCFG_AC3ENABLE_MASK 0x000000e0 /* AC3 async input control - Not implemented */
210 #define HCFG_AC3ENABLE_ZVIDEO 0x00000080 /* Channels 0 and 1 replace ZVIDEO */
211 #define HCFG_AC3ENABLE_CDSPDIF 0x00000040 /* Channels 0 and 1 replace CDSPDIF */
212 #define HCFG_AC3ENABLE_GPSPDIF 0x00000020 /* Channels 0 and 1 replace GPSPDIF */
213 #define HCFG_AUTOMUTE 0x00000010 /* When set, the async sample rate convertors */
214 /* will automatically mute their output when */
215 /* they are not rate-locked to the external */
216 /* async audio source */
217 #define HCFG_LOCKSOUNDCACHE 0x00000008 /* 1 = Cancel bustmaster accesses to soundcache */
218 /* NOTE: This should generally never be used. */
219 #define HCFG_LOCKTANKCACHE_MASK 0x00000004 /* 1 = Cancel bustmaster accesses to tankcache */
220 /* NOTE: This should generally never be used. */
221 #define HCFG_LOCKTANKCACHE 0x01020014
222 #define HCFG_MUTEBUTTONENABLE 0x00000002 /* 1 = Master mute button sets AUDIOENABLE = 0. */
223 /* NOTE: This is a 'cheap' way to implement a */
224 /* master mute function on the mute button, and */
225 /* in general should not be used unless a more */
226 /* sophisticated master mute function has not */
228 #define HCFG_AUDIOENABLE 0x00000001 /* 0 = CODECs transmit zero-valued samples */
229 /* Should be set to 1 when the EMU10K1 is */
230 /* completely initialized. */
232 //For Audigy, MPU port move to 0x70-0x74 ptr register
234 #define MUDATA 0x18 /* MPU401 data register (8 bits) */
236 #define MUCMD 0x19 /* MPU401 command register (8 bits) */
237 #define MUCMD_RESET 0xff /* RESET command */
238 #define MUCMD_ENTERUARTMODE 0x3f /* Enter_UART_mode command */
239 /* NOTE: All other commands are ignored */
241 #define MUSTAT MUCMD /* MPU401 status register (8 bits) */
242 #define MUSTAT_IRDYN 0x80 /* 0 = MIDI data or command ACK */
243 #define MUSTAT_ORDYN 0x40 /* 0 = MUDATA can accept a command or data */
245 #define A_IOCFG 0x18 /* GPIO on Audigy card (16bits) */
246 #define A_GPINPUT_MASK 0xff00
247 #define A_GPOUTPUT_MASK 0x00ff
249 // Audigy output/GPIO stuff taken from the kX drivers
250 #define A_IOCFG_GPOUT0 0x0044 /* analog/digital */
251 #define A_IOCFG_DISABLE_ANALOG 0x0040 /* = 'enable' for Audigy2 (chiprev=4) */
252 #define A_IOCFG_ENABLE_DIGITAL 0x0004
253 #define A_IOCFG_UNKNOWN_20 0x0020
254 #define A_IOCFG_DISABLE_AC97_FRONT 0x0080 /* turn off ac97 front -> front (10k2.1) */
255 #define A_IOCFG_GPOUT1 0x0002 /* IR? drive's internal bypass (?) */
256 #define A_IOCFG_GPOUT2 0x0001 /* IR */
257 #define A_IOCFG_MULTIPURPOSE_JACK 0x2000 /* center+lfe+rear_center (a2/a2ex) */
258 /* + digital for generic 10k2 */
259 #define A_IOCFG_DIGITAL_JACK 0x1000 /* digital for a2 platinum */
260 #define A_IOCFG_FRONT_JACK 0x4000
261 #define A_IOCFG_REAR_JACK 0x8000
262 #define A_IOCFG_PHONES_JACK 0x0100 /* LiveDrive */
265 * for audigy2 platinum: 0xa00
266 * for a2 platinum ex: 0x1c00
267 * for a1 platinum: 0x0
270 #define TIMER 0x1a /* Timer terminal count register */
271 /* NOTE: After the rate is changed, a maximum */
272 /* of 1024 sample periods should be allowed */
273 /* before the new rate is guaranteed accurate. */
274 #define TIMER_RATE_MASK 0x000003ff /* Timer interrupt rate in sample periods */
275 /* 0 == 1024 periods, [1..4] are not useful */
276 #define TIMER_RATE 0x0a00001a
278 #define AC97DATA 0x1c /* AC97 register set data register (16 bit) */
280 #define AC97ADDRESS 0x1e /* AC97 register set address register (8 bit) */
281 #define AC97ADDRESS_READY 0x80 /* Read-only bit, reflects CODEC READY signal */
282 #define AC97ADDRESS_ADDRESS 0x7f /* Address of indexed AC97 register */
284 /* Available on the Audigy 2 and Audigy 4 only. This is the P16V chip. */
285 #define PTR2 0x20 /* Indexed register set pointer register */
286 #define DATA2 0x24 /* Indexed register set data register */
287 #define IPR2 0x28 /* P16V interrupt pending register */
288 #define IPR2_PLAYBACK_CH_0_LOOP 0x00001000 /* Playback Channel 0 loop */
289 #define IPR2_PLAYBACK_CH_0_HALF_LOOP 0x00000100 /* Playback Channel 0 half loop */
290 #define IPR2_CAPTURE_CH_0_LOOP 0x00100000 /* Capture Channel 0 loop */
291 #define IPR2_CAPTURE_CH_0_HALF_LOOP 0x00010000 /* Capture Channel 0 half loop */
292 /* 0x00000100 Playback. Only in once per period.
293 * 0x00110000 Capture. Int on half buffer.
295 #define INTE2 0x2c /* P16V Interrupt enable register. */
296 #define INTE2_PLAYBACK_CH_0_LOOP 0x00001000 /* Playback Channel 0 loop */
297 #define INTE2_PLAYBACK_CH_0_HALF_LOOP 0x00000100 /* Playback Channel 0 half loop */
298 #define INTE2_PLAYBACK_CH_1_LOOP 0x00002000 /* Playback Channel 1 loop */
299 #define INTE2_PLAYBACK_CH_1_HALF_LOOP 0x00000200 /* Playback Channel 1 half loop */
300 #define INTE2_PLAYBACK_CH_2_LOOP 0x00004000 /* Playback Channel 2 loop */
301 #define INTE2_PLAYBACK_CH_2_HALF_LOOP 0x00000400 /* Playback Channel 2 half loop */
302 #define INTE2_PLAYBACK_CH_3_LOOP 0x00008000 /* Playback Channel 3 loop */
303 #define INTE2_PLAYBACK_CH_3_HALF_LOOP 0x00000800 /* Playback Channel 3 half loop */
304 #define INTE2_CAPTURE_CH_0_LOOP 0x00100000 /* Capture Channel 0 loop */
305 #define INTE2_CAPTURE_CH_0_HALF_LOOP 0x00010000 /* Caputre Channel 0 half loop */
306 #define HCFG2 0x34 /* Defaults: 0, win2000 sets it to 00004201 */
307 /* 0x00000000 2-channel output. */
308 /* 0x00000200 8-channel output. */
309 /* 0x00000004 pauses stream/irq fail. */
310 /* Rest of bits no nothing to sound output */
311 /* bit 0: Enable P16V audio.
312 * bit 1: Lock P16V record memory cache.
313 * bit 2: Lock P16V playback memory cache.
314 * bit 3: Dummy record insert zero samples.
315 * bit 8: Record 8-channel in phase.
316 * bit 9: Playback 8-channel in phase.
317 * bit 11-12: Playback mixer attenuation: 0=0dB, 1=-6dB, 2=-12dB, 3=Mute.
318 * bit 13: Playback mixer enable.
319 * bit 14: Route SRC48 mixer output to fx engine.
320 * bit 15: Enable IEEE 1394 chip.
322 #define IPR3 0x38 /* Cdif interrupt pending register */
323 #define INTE3 0x3c /* Cdif interrupt enable register. */
324 /************************************************************************************************/
325 /* PCI function 1 registers, address = <val> + PCIBASE1 */
326 /************************************************************************************************/
328 #define JOYSTICK1 0x00 /* Analog joystick port register */
329 #define JOYSTICK2 0x01 /* Analog joystick port register */
330 #define JOYSTICK3 0x02 /* Analog joystick port register */
331 #define JOYSTICK4 0x03 /* Analog joystick port register */
332 #define JOYSTICK5 0x04 /* Analog joystick port register */
333 #define JOYSTICK6 0x05 /* Analog joystick port register */
334 #define JOYSTICK7 0x06 /* Analog joystick port register */
335 #define JOYSTICK8 0x07 /* Analog joystick port register */
337 /* When writing, any write causes JOYSTICK_COMPARATOR output enable to be pulsed on write. */
338 /* When reading, use these bitfields: */
339 #define JOYSTICK_BUTTONS 0x0f /* Joystick button data */
340 #define JOYSTICK_COMPARATOR 0xf0 /* Joystick comparator data */
343 /********************************************************************************************************/
344 /* Emu10k1 pointer-offset register set, accessed through the PTR and DATA registers */
345 /********************************************************************************************************/
347 #define CPF 0x00 /* Current pitch and fraction register */
348 #define CPF_CURRENTPITCH_MASK 0xffff0000 /* Current pitch (linear, 0x4000 == unity pitch shift) */
349 #define CPF_CURRENTPITCH 0x10100000
350 #define CPF_STEREO_MASK 0x00008000 /* 1 = Even channel interleave, odd channel locked */
351 #define CPF_STOP_MASK 0x00004000 /* 1 = Current pitch forced to 0 */
352 #define CPF_FRACADDRESS_MASK 0x00003fff /* Linear fractional address of the current channel */
354 #define PTRX 0x01 /* Pitch target and send A/B amounts register */
355 #define PTRX_PITCHTARGET_MASK 0xffff0000 /* Pitch target of specified channel */
356 #define PTRX_PITCHTARGET 0x10100001
357 #define PTRX_FXSENDAMOUNT_A_MASK 0x0000ff00 /* Linear level of channel output sent to FX send bus A */
358 #define PTRX_FXSENDAMOUNT_A 0x08080001
359 #define PTRX_FXSENDAMOUNT_B_MASK 0x000000ff /* Linear level of channel output sent to FX send bus B */
360 #define PTRX_FXSENDAMOUNT_B 0x08000001
362 #define CVCF 0x02 /* Current volume and filter cutoff register */
363 #define CVCF_CURRENTVOL_MASK 0xffff0000 /* Current linear volume of specified channel */
364 #define CVCF_CURRENTVOL 0x10100002
365 #define CVCF_CURRENTFILTER_MASK 0x0000ffff /* Current filter cutoff frequency of specified channel */
366 #define CVCF_CURRENTFILTER 0x10000002
368 #define VTFT 0x03 /* Volume target and filter cutoff target register */
369 #define VTFT_VOLUMETARGET_MASK 0xffff0000 /* Volume target of specified channel */
370 #define VTFT_VOLUMETARGET 0x10100003
371 #define VTFT_FILTERTARGET_MASK 0x0000ffff /* Filter cutoff target of specified channel */
372 #define VTFT_FILTERTARGET 0x10000003
374 #define Z1 0x05 /* Filter delay memory 1 register */
376 #define Z2 0x04 /* Filter delay memory 2 register */
378 #define PSST 0x06 /* Send C amount and loop start address register */
379 #define PSST_FXSENDAMOUNT_C_MASK 0xff000000 /* Linear level of channel output sent to FX send bus C */
381 #define PSST_FXSENDAMOUNT_C 0x08180006
383 #define PSST_LOOPSTARTADDR_MASK 0x00ffffff /* Loop start address of the specified channel */
384 #define PSST_LOOPSTARTADDR 0x18000006
386 #define DSL 0x07 /* Send D amount and loop start address register */
387 #define DSL_FXSENDAMOUNT_D_MASK 0xff000000 /* Linear level of channel output sent to FX send bus D */
389 #define DSL_FXSENDAMOUNT_D 0x08180007
391 #define DSL_LOOPENDADDR_MASK 0x00ffffff /* Loop end address of the specified channel */
392 #define DSL_LOOPENDADDR 0x18000007
394 #define CCCA 0x08 /* Filter Q, interp. ROM, byte size, cur. addr register */
395 #define CCCA_RESONANCE 0xf0000000 /* Lowpass filter resonance (Q) height */
396 #define CCCA_INTERPROMMASK 0x0e000000 /* Selects passband of interpolation ROM */
397 /* 1 == full band, 7 == lowpass */
398 /* ROM 0 is used when pitch shifting downward or less */
399 /* then 3 semitones upward. Increasingly higher ROM */
400 /* numbers are used, typically in steps of 3 semitones, */
401 /* as upward pitch shifting is performed. */
402 #define CCCA_INTERPROM_0 0x00000000 /* Select interpolation ROM 0 */
403 #define CCCA_INTERPROM_1 0x02000000 /* Select interpolation ROM 1 */
404 #define CCCA_INTERPROM_2 0x04000000 /* Select interpolation ROM 2 */
405 #define CCCA_INTERPROM_3 0x06000000 /* Select interpolation ROM 3 */
406 #define CCCA_INTERPROM_4 0x08000000 /* Select interpolation ROM 4 */
407 #define CCCA_INTERPROM_5 0x0a000000 /* Select interpolation ROM 5 */
408 #define CCCA_INTERPROM_6 0x0c000000 /* Select interpolation ROM 6 */
409 #define CCCA_INTERPROM_7 0x0e000000 /* Select interpolation ROM 7 */
410 #define CCCA_8BITSELECT 0x01000000 /* 1 = Sound memory for this channel uses 8-bit samples */
411 #define CCCA_CURRADDR_MASK 0x00ffffff /* Current address of the selected channel */
412 #define CCCA_CURRADDR 0x18000008
414 #define CCR 0x09 /* Cache control register */
415 #define CCR_CACHEINVALIDSIZE 0x07190009
416 #define CCR_CACHEINVALIDSIZE_MASK 0xfe000000 /* Number of invalid samples cache for this channel */
417 #define CCR_CACHELOOPFLAG 0x01000000 /* 1 = Cache has a loop service pending */
418 #define CCR_INTERLEAVEDSAMPLES 0x00800000 /* 1 = A cache service will fetch interleaved samples */
419 #define CCR_WORDSIZEDSAMPLES 0x00400000 /* 1 = A cache service will fetch word sized samples */
420 #define CCR_READADDRESS 0x06100009
421 #define CCR_READADDRESS_MASK 0x003f0000 /* Location of cache just beyond current cache service */
422 #define CCR_LOOPINVALSIZE 0x0000fe00 /* Number of invalid samples in cache prior to loop */
423 /* NOTE: This is valid only if CACHELOOPFLAG is set */
424 #define CCR_LOOPFLAG 0x00000100 /* Set for a single sample period when a loop occurs */
425 #define CCR_CACHELOOPADDRHI 0x000000ff /* DSL_LOOPSTARTADDR's hi byte if CACHELOOPFLAG is set */
427 #define CLP 0x0a /* Cache loop register (valid if CCR_CACHELOOPFLAG = 1) */
428 /* NOTE: This register is normally not used */
429 #define CLP_CACHELOOPADDR 0x0000ffff /* Cache loop address (DSL_LOOPSTARTADDR [0..15]) */
431 #define FXRT 0x0b /* Effects send routing register */
432 /* NOTE: It is illegal to assign the same routing to */
433 /* two effects sends. */
434 #define FXRT_CHANNELA 0x000f0000 /* Effects send bus number for channel's effects send A */
435 #define FXRT_CHANNELB 0x00f00000 /* Effects send bus number for channel's effects send B */
436 #define FXRT_CHANNELC 0x0f000000 /* Effects send bus number for channel's effects send C */
437 #define FXRT_CHANNELD 0xf0000000 /* Effects send bus number for channel's effects send D */
439 #define MAPA 0x0c /* Cache map A */
441 #define MAPB 0x0d /* Cache map B */
443 #define MAP_PTE_MASK 0xffffe000 /* The 19 MSBs of the PTE indexed by the PTI */
444 #define MAP_PTI_MASK 0x00001fff /* The 13 bit index to one of the 8192 PTE dwords */
446 #define ENVVOL 0x10 /* Volume envelope register */
447 #define ENVVOL_MASK 0x0000ffff /* Current value of volume envelope state variable */
448 /* 0x8000-n == 666*n usec delay */
450 #define ATKHLDV 0x11 /* Volume envelope hold and attack register */
451 #define ATKHLDV_PHASE0 0x00008000 /* 0 = Begin attack phase */
452 #define ATKHLDV_HOLDTIME_MASK 0x00007f00 /* Envelope hold time (127-n == n*88.2msec) */
453 #define ATKHLDV_ATTACKTIME_MASK 0x0000007f /* Envelope attack time, log encoded */
454 /* 0 = infinite, 1 = 10.9msec, ... 0x7f = 5.5msec */
456 #define DCYSUSV 0x12 /* Volume envelope sustain and decay register */
457 #define DCYSUSV_PHASE1_MASK 0x00008000 /* 0 = Begin attack phase, 1 = begin release phase */
458 #define DCYSUSV_SUSTAINLEVEL_MASK 0x00007f00 /* 127 = full, 0 = off, 0.75dB increments */
459 #define DCYSUSV_CHANNELENABLE_MASK 0x00000080 /* 1 = Inhibit envelope engine from writing values in */
460 /* this channel and from writing to pitch, filter and */
461 /* volume targets. */
462 #define DCYSUSV_DECAYTIME_MASK 0x0000007f /* Volume envelope decay time, log encoded */
463 /* 0 = 43.7msec, 1 = 21.8msec, 0x7f = 22msec */
465 #define LFOVAL1 0x13 /* Modulation LFO value */
466 #define LFOVAL_MASK 0x0000ffff /* Current value of modulation LFO state variable */
467 /* 0x8000-n == 666*n usec delay */
469 #define ENVVAL 0x14 /* Modulation envelope register */
470 #define ENVVAL_MASK 0x0000ffff /* Current value of modulation envelope state variable */
471 /* 0x8000-n == 666*n usec delay */
473 #define ATKHLDM 0x15 /* Modulation envelope hold and attack register */
474 #define ATKHLDM_PHASE0 0x00008000 /* 0 = Begin attack phase */
475 #define ATKHLDM_HOLDTIME 0x00007f00 /* Envelope hold time (127-n == n*42msec) */
476 #define ATKHLDM_ATTACKTIME 0x0000007f /* Envelope attack time, log encoded */
477 /* 0 = infinite, 1 = 11msec, ... 0x7f = 5.5msec */
479 #define DCYSUSM 0x16 /* Modulation envelope decay and sustain register */
480 #define DCYSUSM_PHASE1_MASK 0x00008000 /* 0 = Begin attack phase, 1 = begin release phase */
481 #define DCYSUSM_SUSTAINLEVEL_MASK 0x00007f00 /* 127 = full, 0 = off, 0.75dB increments */
482 #define DCYSUSM_DECAYTIME_MASK 0x0000007f /* Envelope decay time, log encoded */
483 /* 0 = 43.7msec, 1 = 21.8msec, 0x7f = 22msec */
485 #define LFOVAL2 0x17 /* Vibrato LFO register */
486 #define LFOVAL2_MASK 0x0000ffff /* Current value of vibrato LFO state variable */
487 /* 0x8000-n == 666*n usec delay */
489 #define IP 0x18 /* Initial pitch register */
490 #define IP_MASK 0x0000ffff /* Exponential initial pitch shift */
491 /* 4 bits of octave, 12 bits of fractional octave */
492 #define IP_UNITY 0x0000e000 /* Unity pitch shift */
494 #define IFATN 0x19 /* Initial filter cutoff and attenuation register */
495 #define IFATN_FILTERCUTOFF_MASK 0x0000ff00 /* Initial filter cutoff frequency in exponential units */
496 /* 6 most significant bits are semitones */
497 /* 2 least significant bits are fractions */
498 #define IFATN_FILTERCUTOFF 0x08080019
499 #define IFATN_ATTENUATION_MASK 0x000000ff /* Initial attenuation in 0.375dB steps */
500 #define IFATN_ATTENUATION 0x08000019
503 #define PEFE 0x1a /* Pitch envelope and filter envelope amount register */
504 #define PEFE_PITCHAMOUNT_MASK 0x0000ff00 /* Pitch envlope amount */
505 /* Signed 2's complement, +/- one octave peak extremes */
506 #define PEFE_PITCHAMOUNT 0x0808001a
507 #define PEFE_FILTERAMOUNT_MASK 0x000000ff /* Filter envlope amount */
508 /* Signed 2's complement, +/- six octaves peak extremes */
509 #define PEFE_FILTERAMOUNT 0x0800001a
510 #define FMMOD 0x1b /* Vibrato/filter modulation from LFO register */
511 #define FMMOD_MODVIBRATO 0x0000ff00 /* Vibrato LFO modulation depth */
512 /* Signed 2's complement, +/- one octave extremes */
513 #define FMMOD_MOFILTER 0x000000ff /* Filter LFO modulation depth */
514 /* Signed 2's complement, +/- three octave extremes */
517 #define TREMFRQ 0x1c /* Tremolo amount and modulation LFO frequency register */
518 #define TREMFRQ_DEPTH 0x0000ff00 /* Tremolo depth */
519 /* Signed 2's complement, with +/- 12dB extremes */
521 #define TREMFRQ_FREQUENCY 0x000000ff /* Tremolo LFO frequency */
522 /* ??Hz steps, maximum of ?? Hz. */
523 #define FM2FRQ2 0x1d /* Vibrato amount and vibrato LFO frequency register */
524 #define FM2FRQ2_DEPTH 0x0000ff00 /* Vibrato LFO vibrato depth */
525 /* Signed 2's complement, +/- one octave extremes */
526 #define FM2FRQ2_FREQUENCY 0x000000ff /* Vibrato LFO frequency */
527 /* 0.039Hz steps, maximum of 9.85 Hz. */
529 #define TEMPENV 0x1e /* Tempory envelope register */
530 #define TEMPENV_MASK 0x0000ffff /* 16-bit value */
531 /* NOTE: All channels contain internal variables; do */
532 /* not write to these locations. */
536 #define CD0 0x20 /* Cache data 0 register */
537 #define CD1 0x21 /* Cache data 1 register */
538 #define CD2 0x22 /* Cache data 2 register */
539 #define CD3 0x23 /* Cache data 3 register */
540 #define CD4 0x24 /* Cache data 4 register */
541 #define CD5 0x25 /* Cache data 5 register */
542 #define CD6 0x26 /* Cache data 6 register */
543 #define CD7 0x27 /* Cache data 7 register */
544 #define CD8 0x28 /* Cache data 8 register */
545 #define CD9 0x29 /* Cache data 9 register */
546 #define CDA 0x2a /* Cache data A register */
547 #define CDB 0x2b /* Cache data B register */
548 #define CDC 0x2c /* Cache data C register */
549 #define CDD 0x2d /* Cache data D register */
550 #define CDE 0x2e /* Cache data E register */
551 #define CDF 0x2f /* Cache data F register */
553 /* 0x30-3f seem to be the same as 0x20-2f */
555 #define PTB 0x40 /* Page table base register */
556 #define PTB_MASK 0xfffff000 /* Physical address of the page table in host memory */
558 #define TCB 0x41 /* Tank cache base register */
559 #define TCB_MASK 0xfffff000 /* Physical address of the bottom of host based TRAM */
561 #define ADCCR 0x42 /* ADC sample rate/stereo control register */
562 #define ADCCR_RCHANENABLE 0x00000010 /* Enables right channel for writing to the host */
563 #define ADCCR_LCHANENABLE 0x00000008 /* Enables left channel for writing to the host */
564 /* NOTE: To guarantee phase coherency, both channels */
565 /* must be disabled prior to enabling both channels. */
566 #define A_ADCCR_RCHANENABLE 0x00000020
567 #define A_ADCCR_LCHANENABLE 0x00000010
569 #define A_ADCCR_SAMPLERATE_MASK 0x0000000F /* Audigy sample rate convertor output rate */
570 #define ADCCR_SAMPLERATE_MASK 0x00000007 /* Sample rate convertor output rate */
571 #define ADCCR_SAMPLERATE_48 0x00000000 /* 48kHz sample rate */
572 #define ADCCR_SAMPLERATE_44 0x00000001 /* 44.1kHz sample rate */
573 #define ADCCR_SAMPLERATE_32 0x00000002 /* 32kHz sample rate */
574 #define ADCCR_SAMPLERATE_24 0x00000003 /* 24kHz sample rate */
575 #define ADCCR_SAMPLERATE_22 0x00000004 /* 22.05kHz sample rate */
576 #define ADCCR_SAMPLERATE_16 0x00000005 /* 16kHz sample rate */
577 #define ADCCR_SAMPLERATE_11 0x00000006 /* 11.025kHz sample rate */
578 #define ADCCR_SAMPLERATE_8 0x00000007 /* 8kHz sample rate */
579 #define A_ADCCR_SAMPLERATE_12 0x00000006 /* 12kHz sample rate */
580 #define A_ADCCR_SAMPLERATE_11 0x00000007 /* 11.025kHz sample rate */
581 #define A_ADCCR_SAMPLERATE_8 0x00000008 /* 8kHz sample rate */
583 #define FXWC 0x43 /* FX output write channels register */
584 /* When set, each bit enables the writing of the */
585 /* corresponding FX output channel (internal registers */
586 /* 0x20-0x3f) to host memory. This mode of recording */
587 /* is 16bit, 48KHz only. All 32 channels can be enabled */
588 /* simultaneously. */
590 #define FXWC_DEFAULTROUTE_C (1<<0) /* left emu out? */
591 #define FXWC_DEFAULTROUTE_B (1<<1) /* right emu out? */
592 #define FXWC_DEFAULTROUTE_A (1<<12)
593 #define FXWC_DEFAULTROUTE_D (1<<13)
594 #define FXWC_ADCLEFT (1<<18)
595 #define FXWC_CDROMSPDIFLEFT (1<<18)
596 #define FXWC_ADCRIGHT (1<<19)
597 #define FXWC_CDROMSPDIFRIGHT (1<<19)
598 #define FXWC_MIC (1<<20)
599 #define FXWC_ZOOMLEFT (1<<20)
600 #define FXWC_ZOOMRIGHT (1<<21)
601 #define FXWC_SPDIFLEFT (1<<22) /* 0x00400000 */
602 #define FXWC_SPDIFRIGHT (1<<23) /* 0x00800000 */
604 #define TCBS 0x44 /* Tank cache buffer size register */
605 #define TCBS_MASK 0x00000007 /* Tank cache buffer size field */
606 #define TCBS_BUFFSIZE_16K 0x00000000
607 #define TCBS_BUFFSIZE_32K 0x00000001
608 #define TCBS_BUFFSIZE_64K 0x00000002
609 #define TCBS_BUFFSIZE_128K 0x00000003
610 #define TCBS_BUFFSIZE_256K 0x00000004
611 #define TCBS_BUFFSIZE_512K 0x00000005
612 #define TCBS_BUFFSIZE_1024K 0x00000006
613 #define TCBS_BUFFSIZE_2048K 0x00000007
615 #define MICBA 0x45 /* AC97 microphone buffer address register */
616 #define MICBA_MASK 0xfffff000 /* 20 bit base address */
618 #define ADCBA 0x46 /* ADC buffer address register */
619 #define ADCBA_MASK 0xfffff000 /* 20 bit base address */
621 #define FXBA 0x47 /* FX Buffer Address */
622 #define FXBA_MASK 0xfffff000 /* 20 bit base address */
624 /* 0x48 something - word access, defaults to 3f */
626 #define MICBS 0x49 /* Microphone buffer size register */
628 #define ADCBS 0x4a /* ADC buffer size register */
630 #define FXBS 0x4b /* FX buffer size register */
632 /* register: 0x4c..4f: ffff-ffff current amounts, per-channel */
634 /* The following mask values define the size of the ADC, MIX and FX buffers in bytes */
635 #define ADCBS_BUFSIZE_NONE 0x00000000
636 #define ADCBS_BUFSIZE_384 0x00000001
637 #define ADCBS_BUFSIZE_448 0x00000002
638 #define ADCBS_BUFSIZE_512 0x00000003
639 #define ADCBS_BUFSIZE_640 0x00000004
640 #define ADCBS_BUFSIZE_768 0x00000005
641 #define ADCBS_BUFSIZE_896 0x00000006
642 #define ADCBS_BUFSIZE_1024 0x00000007
643 #define ADCBS_BUFSIZE_1280 0x00000008
644 #define ADCBS_BUFSIZE_1536 0x00000009
645 #define ADCBS_BUFSIZE_1792 0x0000000a
646 #define ADCBS_BUFSIZE_2048 0x0000000b
647 #define ADCBS_BUFSIZE_2560 0x0000000c
648 #define ADCBS_BUFSIZE_3072 0x0000000d
649 #define ADCBS_BUFSIZE_3584 0x0000000e
650 #define ADCBS_BUFSIZE_4096 0x0000000f
651 #define ADCBS_BUFSIZE_5120 0x00000010
652 #define ADCBS_BUFSIZE_6144 0x00000011
653 #define ADCBS_BUFSIZE_7168 0x00000012
654 #define ADCBS_BUFSIZE_8192 0x00000013
655 #define ADCBS_BUFSIZE_10240 0x00000014
656 #define ADCBS_BUFSIZE_12288 0x00000015
657 #define ADCBS_BUFSIZE_14366 0x00000016
658 #define ADCBS_BUFSIZE_16384 0x00000017
659 #define ADCBS_BUFSIZE_20480 0x00000018
660 #define ADCBS_BUFSIZE_24576 0x00000019
661 #define ADCBS_BUFSIZE_28672 0x0000001a
662 #define ADCBS_BUFSIZE_32768 0x0000001b
663 #define ADCBS_BUFSIZE_40960 0x0000001c
664 #define ADCBS_BUFSIZE_49152 0x0000001d
665 #define ADCBS_BUFSIZE_57344 0x0000001e
666 #define ADCBS_BUFSIZE_65536 0x0000001f
669 #define CDCS 0x50 /* CD-ROM digital channel status register */
671 #define GPSCS 0x51 /* General Purpose SPDIF channel status register*/
673 #define DBG 0x52 /* DO NOT PROGRAM THIS REGISTER!!! MAY DESTROY CHIP */
675 #define REG53 0x53 /* DO NOT PROGRAM THIS REGISTER!!! MAY DESTROY CHIP */
678 #define A_DBG_SINGLE_STEP 0x00020000 /* Set to zero to start dsp */
679 #define A_DBG_ZC 0x40000000 /* zero tram counter */
680 #define A_DBG_STEP_ADDR 0x000003ff
681 #define A_DBG_SATURATION_OCCURED 0x20000000
682 #define A_DBG_SATURATION_ADDR 0x0ffc0000
684 // NOTE: 0x54,55,56: 64-bit
685 #define SPCS0 0x54 /* SPDIF output Channel Status 0 register */
687 #define SPCS1 0x55 /* SPDIF output Channel Status 1 register */
689 #define SPCS2 0x56 /* SPDIF output Channel Status 2 register */
691 #define SPCS_CLKACCYMASK 0x30000000 /* Clock accuracy */
692 #define SPCS_CLKACCY_1000PPM 0x00000000 /* 1000 parts per million */
693 #define SPCS_CLKACCY_50PPM 0x10000000 /* 50 parts per million */
694 #define SPCS_CLKACCY_VARIABLE 0x20000000 /* Variable accuracy */
695 #define SPCS_SAMPLERATEMASK 0x0f000000 /* Sample rate */
696 #define SPCS_SAMPLERATE_44 0x00000000 /* 44.1kHz sample rate */
697 #define SPCS_SAMPLERATE_48 0x02000000 /* 48kHz sample rate */
698 #define SPCS_SAMPLERATE_32 0x03000000 /* 32kHz sample rate */
699 #define SPCS_CHANNELNUMMASK 0x00f00000 /* Channel number */
700 #define SPCS_CHANNELNUM_UNSPEC 0x00000000 /* Unspecified channel number */
701 #define SPCS_CHANNELNUM_LEFT 0x00100000 /* Left channel */
702 #define SPCS_CHANNELNUM_RIGHT 0x00200000 /* Right channel */
703 #define SPCS_SOURCENUMMASK 0x000f0000 /* Source number */
704 #define SPCS_SOURCENUM_UNSPEC 0x00000000 /* Unspecified source number */
705 #define SPCS_GENERATIONSTATUS 0x00008000 /* Originality flag (see IEC-958 spec) */
706 #define SPCS_CATEGORYCODEMASK 0x00007f00 /* Category code (see IEC-958 spec) */
707 #define SPCS_MODEMASK 0x000000c0 /* Mode (see IEC-958 spec) */
708 #define SPCS_EMPHASISMASK 0x00000038 /* Emphasis */
709 #define SPCS_EMPHASIS_NONE 0x00000000 /* No emphasis */
710 #define SPCS_EMPHASIS_50_15 0x00000008 /* 50/15 usec 2 channel */
711 #define SPCS_COPYRIGHT 0x00000004 /* Copyright asserted flag -- do not modify */
712 #define SPCS_NOTAUDIODATA 0x00000002 /* 0 = Digital audio, 1 = not audio */
713 #define SPCS_PROFESSIONAL 0x00000001 /* 0 = Consumer (IEC-958), 1 = pro (AES3-1992) */
715 /* The 32-bit CLIx and SOLx registers all have one bit per channel control/status */
716 #define CLIEL 0x58 /* Channel loop interrupt enable low register */
718 #define CLIEH 0x59 /* Channel loop interrupt enable high register */
720 #define CLIPL 0x5a /* Channel loop interrupt pending low register */
722 #define CLIPH 0x5b /* Channel loop interrupt pending high register */
724 #define SOLEL 0x5c /* Stop on loop enable low register */
726 #define SOLEH 0x5d /* Stop on loop enable high register */
728 #define SPBYPASS 0x5e /* SPDIF BYPASS mode register */
729 #define SPBYPASS_SPDIF0_MASK 0x00000003 /* SPDIF 0 bypass mode */
730 #define SPBYPASS_SPDIF1_MASK 0x0000000c /* SPDIF 1 bypass mode */
731 /* bypass mode: 0 - DSP; 1 - SPDIF A, 2 - SPDIF B, 3 - SPDIF C */
732 #define SPBYPASS_FORMAT 0x00000f00 /* If 1, SPDIF XX uses 24 bit, if 0 - 20 bit */
734 #define AC97SLOT 0x5f /* additional AC97 slots enable bits */
735 #define AC97SLOT_REAR_RIGHT 0x01 /* Rear left */
736 #define AC97SLOT_REAR_LEFT 0x02 /* Rear right */
737 #define AC97SLOT_CNTR 0x10 /* Center enable */
738 #define AC97SLOT_LFE 0x20 /* LFE enable */
740 // NOTE: 0x60,61,62: 64-bit
741 #define CDSRCS 0x60 /* CD-ROM Sample Rate Converter status register */
743 #define GPSRCS 0x61 /* General Purpose SPDIF sample rate cvt status */
745 #define ZVSRCS 0x62 /* ZVideo sample rate converter status */
746 /* NOTE: This one has no SPDIFLOCKED field */
747 /* Assumes sample lock */
749 /* These three bitfields apply to CDSRCS, GPSRCS, and (except as noted) ZVSRCS. */
750 #define SRCS_SPDIFVALID 0x04000000 /* SPDIF stream valid */
751 #define SRCS_SPDIFLOCKED 0x02000000 /* SPDIF stream locked */
752 #define SRCS_RATELOCKED 0x01000000 /* Sample rate locked */
753 #define SRCS_ESTSAMPLERATE 0x0007ffff /* Do not modify this field. */
755 /* Note that these values can vary +/- by a small amount */
756 #define SRCS_SPDIFRATE_44 0x0003acd9
757 #define SRCS_SPDIFRATE_48 0x00040000
758 #define SRCS_SPDIFRATE_96 0x00080000
760 #define MICIDX 0x63 /* Microphone recording buffer index register */
761 #define MICIDX_MASK 0x0000ffff /* 16-bit value */
762 #define MICIDX_IDX 0x10000063
764 #define ADCIDX 0x64 /* ADC recording buffer index register */
765 #define ADCIDX_MASK 0x0000ffff /* 16 bit index field */
766 #define ADCIDX_IDX 0x10000064
768 #define A_ADCIDX 0x63
769 #define A_ADCIDX_IDX 0x10000063
771 #define A_MICIDX 0x64
772 #define A_MICIDX_IDX 0x10000064
774 #define FXIDX 0x65 /* FX recording buffer index register */
775 #define FXIDX_MASK 0x0000ffff /* 16-bit value */
776 #define FXIDX_IDX 0x10000065
778 /* The 32-bit HLIx and HLIPx registers all have one bit per channel control/status */
779 #define HLIEL 0x66 /* Channel half loop interrupt enable low register */
781 #define HLIEH 0x67 /* Channel half loop interrupt enable high register */
783 #define HLIPL 0x68 /* Channel half loop interrupt pending low register */
785 #define HLIPH 0x69 /* Channel half loop interrupt pending high register */
787 // 0x6a,6b,6c used for some recording
789 // 0x6e,6f - tanktable base / offset
791 /* This is the MPU port on the card (via the game port) */
792 #define A_MUDATA1 0x70
793 #define A_MUCMD1 0x71
794 #define A_MUSTAT1 A_MUCMD1
796 /* This is the MPU port on the Audigy Drive */
797 #define A_MUDATA2 0x72
798 #define A_MUCMD2 0x73
799 #define A_MUSTAT2 A_MUCMD2
801 /* The next two are the Audigy equivalent of FXWC */
802 /* the Audigy can record any output (16bit, 48kHz, up to 64 channel simultaneously) */
803 /* Each bit selects a channel for recording */
804 #define A_FXWC1 0x74 /* Selects 0x7f-0x60 for FX recording */
805 #define A_FXWC2 0x75 /* Selects 0x9f-0x80 for FX recording */
807 #define A_SPDIF_SAMPLERATE 0x76 /* Set the sample rate of SPDIF output */
808 #define A_SPDIF_RATE_MASK 0x000000c0
809 #define A_SPDIF_48000 0x00000000
810 #define A_SPDIF_44100 0x00000080
811 #define A_SPDIF_96000 0x00000040
813 /* 0x77,0x78,0x79 "something i2s-related" - default to 0x01080000 on my audigy 2 ZS --rlrevell */
814 /* 0x7a, 0x7b - lookup tables */
817 #define A_FXRT_CHANNELE 0x0000003f /* Effects send bus number for channel's effects send E */
818 #define A_FXRT_CHANNELF 0x00003f00 /* Effects send bus number for channel's effects send F */
819 #define A_FXRT_CHANNELG 0x003f0000 /* Effects send bus number for channel's effects send G */
820 #define A_FXRT_CHANNELH 0x3f000000 /* Effects send bus number for channel's effects send H */
822 #define A_SENDAMOUNTS 0x7d
823 #define A_FXSENDAMOUNT_E_MASK 0xFF000000
824 #define A_FXSENDAMOUNT_F_MASK 0x00FF0000
825 #define A_FXSENDAMOUNT_G_MASK 0x0000FF00
826 #define A_FXSENDAMOUNT_H_MASK 0x000000FF
827 /* 0x7c, 0x7e "high bit is used for filtering" */
829 /* The send amounts for this one are the same as used with the emu10k1 */
831 #define A_FXRT_CHANNELA 0x0000003f
832 #define A_FXRT_CHANNELB 0x00003f00
833 #define A_FXRT_CHANNELC 0x003f0000
834 #define A_FXRT_CHANNELD 0x3f000000
837 /* Each FX general purpose register is 32 bits in length, all bits are used */
838 #define FXGPREGBASE 0x100 /* FX general purpose registers base */
839 #define A_FXGPREGBASE 0x400 /* Audigy GPRs, 0x400 to 0x5ff */
841 #define A_TANKMEMCTLREGBASE 0x100 /* Tank memory control registers base - only for Audigy */
842 #define A_TANKMEMCTLREG_MASK 0x1f /* only 5 bits used - only for Audigy */
844 /* Tank audio data is logarithmically compressed down to 16 bits before writing to TRAM and is */
845 /* decompressed back to 20 bits on a read. There are a total of 160 locations, the last 32 */
846 /* locations are for external TRAM. */
847 #define TANKMEMDATAREGBASE 0x200 /* Tank memory data registers base */
848 #define TANKMEMDATAREG_MASK 0x000fffff /* 20 bit tank audio data field */
850 /* Combined address field and memory opcode or flag field. 160 locations, last 32 are external */
851 #define TANKMEMADDRREGBASE 0x300 /* Tank memory address registers base */
852 #define TANKMEMADDRREG_ADDR_MASK 0x000fffff /* 20 bit tank address field */
853 #define TANKMEMADDRREG_CLEAR 0x00800000 /* Clear tank memory */
854 #define TANKMEMADDRREG_ALIGN 0x00400000 /* Align read or write relative to tank access */
855 #define TANKMEMADDRREG_WRITE 0x00200000 /* Write to tank memory */
856 #define TANKMEMADDRREG_READ 0x00100000 /* Read from tank memory */
858 #define MICROCODEBASE 0x400 /* Microcode data base address */
860 /* Each DSP microcode instruction is mapped into 2 doublewords */
861 /* NOTE: When writing, always write the LO doubleword first. Reads can be in either order. */
862 #define LOWORD_OPX_MASK 0x000ffc00 /* Instruction operand X */
863 #define LOWORD_OPY_MASK 0x000003ff /* Instruction operand Y */
864 #define HIWORD_OPCODE_MASK 0x00f00000 /* Instruction opcode */
865 #define HIWORD_RESULT_MASK 0x000ffc00 /* Instruction result */
866 #define HIWORD_OPA_MASK 0x000003ff /* Instruction operand A */
869 /* Audigy Soundcard have a different instruction format */
870 #define A_MICROCODEBASE 0x600
871 #define A_LOWORD_OPY_MASK 0x000007ff
872 #define A_LOWORD_OPX_MASK 0x007ff000
873 #define A_HIWORD_OPCODE_MASK 0x0f000000
874 #define A_HIWORD_RESULT_MASK 0x007ff000
875 #define A_HIWORD_OPA_MASK 0x000007ff
878 /* ------------------- STRUCTURES -------------------- */
880 typedef struct _snd_emu10k1 emu10k1_t;
881 typedef struct _snd_emu10k1_voice emu10k1_voice_t;
882 typedef struct _snd_emu10k1_pcm emu10k1_pcm_t;
889 } emu10k1_voice_type_t;
891 struct _snd_emu10k1_voice {
899 void (*interrupt)(emu10k1_t *emu, emu10k1_voice_t *pvoice);
910 } snd_emu10k1_pcm_type_t;
912 struct _snd_emu10k1_pcm {
914 snd_emu10k1_pcm_type_t type;
915 snd_pcm_substream_t *substream;
916 emu10k1_voice_t *voices[NUM_EFX_PLAYBACK];
917 emu10k1_voice_t *extra;
918 unsigned short running;
919 unsigned short first_ptr;
920 snd_util_memblk_t *memblk;
921 unsigned int start_addr;
922 unsigned int ccca_start_addr;
923 unsigned int capture_ipr; /* interrupt acknowledge mask */
924 unsigned int capture_inte; /* interrupt enable mask */
925 unsigned int capture_ba_reg; /* buffer address register */
926 unsigned int capture_bs_reg; /* buffer size register */
927 unsigned int capture_idx_reg; /* buffer index register */
928 unsigned int capture_cr_val; /* control value */
929 unsigned int capture_cr_val2; /* control value2 (for audigy) */
930 unsigned int capture_bs_val; /* buffer size value */
931 unsigned int capture_bufsize; /* buffer size in bytes */
935 /* mono, left, right x 8 sends (4 on emu10k1) */
936 unsigned char send_routing[3][8];
937 unsigned char send_volume[3][8];
938 unsigned short attn[3];
940 } emu10k1_pcm_mixer_t;
942 #define snd_emu10k1_compose_send_routing(route) \
943 ((route[0] | (route[1] << 4) | (route[2] << 8) | (route[3] << 12)) << 16)
945 #define snd_emu10k1_compose_audigy_fxrt1(route) \
946 ((unsigned int)route[0] | ((unsigned int)route[1] << 8) | ((unsigned int)route[2] << 16) | ((unsigned int)route[3] << 24))
948 #define snd_emu10k1_compose_audigy_fxrt2(route) \
949 ((unsigned int)route[4] | ((unsigned int)route[5] << 8) | ((unsigned int)route[6] << 16) | ((unsigned int)route[7] << 24))
951 typedef struct snd_emu10k1_memblk {
952 snd_util_memblk_t mem;
954 int first_page, last_page, pages, mapped_page;
955 unsigned int map_locked;
956 struct list_head mapped_link;
957 struct list_head mapped_order_link;
960 #define snd_emu10k1_memblk_offset(blk) (((blk)->mapped_page << PAGE_SHIFT) | ((blk)->mem.offset & (PAGE_SIZE - 1)))
962 #define EMU10K1_MAX_TRAM_BLOCKS_PER_CODE 16
965 struct list_head list; /* list link container */
967 unsigned int count; /* count of GPR (1..16) */
968 unsigned short gpr[32]; /* GPR number(s) */
969 unsigned int value[32];
970 unsigned int min; /* minimum range */
971 unsigned int max; /* maximum range */
972 unsigned int translation; /* translation type (EMU10K1_GPR_TRANSLATION*) */
973 snd_kcontrol_t *kcontrol;
974 } snd_emu10k1_fx8010_ctl_t;
976 typedef void (snd_fx8010_irq_handler_t)(emu10k1_t *emu, void *private_data);
978 typedef struct _snd_emu10k1_fx8010_irq {
979 struct _snd_emu10k1_fx8010_irq *next;
980 snd_fx8010_irq_handler_t *handler;
981 unsigned short gpr_running;
983 } snd_emu10k1_fx8010_irq_t;
986 unsigned int valid: 1,
989 unsigned int channels; /* 16-bit channels count */
990 unsigned int tram_start; /* initial ring buffer position in TRAM (in samples) */
991 unsigned int buffer_size; /* count of buffered samples */
992 unsigned short gpr_size; /* GPR containing size of ring buffer in samples (host) */
993 unsigned short gpr_ptr; /* GPR containing current pointer in the ring buffer (host = reset, FX8010) */
994 unsigned short gpr_count; /* GPR containing count of samples between two interrupts (host) */
995 unsigned short gpr_tmpcount; /* GPR containing current count of samples to interrupt (host = set, FX8010) */
996 unsigned short gpr_trigger; /* GPR containing trigger (activate) information (host) */
997 unsigned short gpr_running; /* GPR containing info if PCM is running (FX8010) */
998 unsigned char etram[32]; /* external TRAM address & data */
999 snd_pcm_indirect_t pcm_rec;
1000 unsigned int tram_pos;
1001 unsigned int tram_shift;
1002 snd_emu10k1_fx8010_irq_t *irq;
1003 } snd_emu10k1_fx8010_pcm_t;
1006 unsigned short fxbus_mask; /* used FX buses (bitmask) */
1007 unsigned short extin_mask; /* used external inputs (bitmask) */
1008 unsigned short extout_mask; /* used external outputs (bitmask) */
1009 unsigned short pad1;
1010 unsigned int itram_size; /* internal TRAM size in samples */
1011 struct snd_dma_buffer etram_pages; /* external TRAM pages and size */
1012 unsigned int dbg; /* FX debugger register */
1013 unsigned char name[128];
1014 int gpr_size; /* size of allocated GPR controls */
1015 int gpr_count; /* count of used kcontrols */
1016 struct list_head gpr_ctl; /* GPR controls */
1017 struct semaphore lock;
1018 snd_emu10k1_fx8010_pcm_t pcm[8];
1019 spinlock_t irq_lock;
1020 snd_emu10k1_fx8010_irq_t *irq_handlers;
1021 } snd_emu10k1_fx8010_t;
1023 #define emu10k1_gpr_ctl(n) list_entry(n, snd_emu10k1_fx8010_ctl_t, list)
1026 struct _snd_emu10k1 *emu;
1027 snd_rawmidi_t *rmidi;
1028 snd_rawmidi_substream_t *substream_input;
1029 snd_rawmidi_substream_t *substream_output;
1030 unsigned int midi_mode;
1031 spinlock_t input_lock;
1032 spinlock_t output_lock;
1033 spinlock_t open_lock;
1034 int tx_enable, rx_enable;
1037 void (*interrupt)(emu10k1_t *emu, unsigned int status);
1044 unsigned char revision;
1045 unsigned char emu10k1_chip; /* Original SB Live. Not SB Live 24bit. */
1046 unsigned char emu10k2_chip; /* Audigy 1 or Audigy 2. */
1047 unsigned char ca0102_chip; /* Audigy 1 or Audigy 2. Not SB Audigy 2 Value. */
1048 unsigned char ca0108_chip; /* Audigy 2 Value */
1049 unsigned char ca0151_chip; /* P16V */
1050 unsigned char spk71; /* Has 7.1 speakers */
1051 unsigned char sblive51; /* SBLive! 5.1 - extout 0x11 -> center, 0x12 -> lfe */
1052 unsigned char spdif_bug; /* Has Spdif phasing bug */
1053 unsigned char ac97_chip; /* Has an AC97 chip */
1054 unsigned char ecard; /* APS EEPROM */
1057 const char *id; /* for backward compatibility - can be NULL if not needed */
1058 } emu_chip_details_t;
1060 struct _snd_emu10k1 {
1063 unsigned long port; /* I/O port number */
1064 unsigned int tos_link: 1, /* tos link detected */
1065 rear_ac97: 1; /* rear channels are on AC'97 */
1066 const emu_chip_details_t *card_capabilities; /* Contains profile of card capabilities */
1067 unsigned int audigy; /* is Audigy? */
1068 unsigned int revision; /* chip revision */
1069 unsigned int serial; /* serial number */
1070 unsigned short model; /* subsystem id */
1071 unsigned int card_type; /* EMU10K1_CARD_* */
1072 unsigned int ecard_ctrl; /* ecard control bits */
1073 unsigned long dma_mask; /* PCI DMA mask */
1074 int max_cache_pages; /* max memory size / PAGE_SIZE */
1075 struct snd_dma_buffer silent_page; /* silent page */
1076 struct snd_dma_buffer ptb_pages; /* page table pages */
1077 struct snd_dma_device p16v_dma_dev;
1078 struct snd_dma_buffer p16v_buffer;
1080 snd_util_memhdr_t *memhdr; /* page allocation list */
1081 emu10k1_memblk_t *reserved_page; /* reserved page */
1083 struct list_head mapped_link_head;
1084 struct list_head mapped_order_link_head;
1085 void **page_ptr_table;
1086 unsigned long *page_addr_table;
1087 spinlock_t memblk_lock;
1089 unsigned int spdif_bits[3]; /* s/pdif out setup */
1091 snd_emu10k1_fx8010_t fx8010; /* FX8010 info */
1096 struct pci_dev *pci;
1101 snd_pcm_t *pcm_p16v;
1103 spinlock_t synth_lock;
1105 int (*get_synth_voice)(emu10k1_t *emu);
1107 spinlock_t reg_lock;
1108 spinlock_t emu_lock;
1109 spinlock_t voice_lock;
1110 struct semaphore ptb_lock;
1112 emu10k1_voice_t voices[NUM_G];
1113 emu10k1_voice_t p16v_voices[4];
1114 emu10k1_voice_t p16v_capture_voice;
1115 int p16v_device_offset;
1116 u32 p16v_capture_source;
1117 emu10k1_pcm_mixer_t pcm_mixer[32];
1118 emu10k1_pcm_mixer_t efx_pcm_mixer[NUM_EFX_PLAYBACK];
1119 snd_kcontrol_t *ctl_send_routing;
1120 snd_kcontrol_t *ctl_send_volume;
1121 snd_kcontrol_t *ctl_attn;
1122 snd_kcontrol_t *ctl_efx_send_routing;
1123 snd_kcontrol_t *ctl_efx_send_volume;
1124 snd_kcontrol_t *ctl_efx_attn;
1126 void (*hwvol_interrupt)(emu10k1_t *emu, unsigned int status);
1127 void (*capture_interrupt)(emu10k1_t *emu, unsigned int status);
1128 void (*capture_mic_interrupt)(emu10k1_t *emu, unsigned int status);
1129 void (*capture_efx_interrupt)(emu10k1_t *emu, unsigned int status);
1130 void (*spdif_interrupt)(emu10k1_t *emu, unsigned int status);
1131 void (*dsp_interrupt)(emu10k1_t *emu);
1133 snd_pcm_substream_t *pcm_capture_substream;
1134 snd_pcm_substream_t *pcm_capture_mic_substream;
1135 snd_pcm_substream_t *pcm_capture_efx_substream;
1136 snd_pcm_substream_t *pcm_playback_efx_substream;
1140 emu10k1_midi_t midi;
1141 emu10k1_midi_t midi2; /* for audigy */
1143 unsigned int efx_voices_mask[2];
1144 unsigned int next_free_voice;
1147 int snd_emu10k1_create(snd_card_t * card,
1148 struct pci_dev *pci,
1149 unsigned short extin_mask,
1150 unsigned short extout_mask,
1151 long max_cache_bytes,
1155 int snd_emu10k1_pcm(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1156 int snd_emu10k1_pcm_mic(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1157 int snd_emu10k1_pcm_efx(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1158 int snd_p16v_pcm(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1159 int snd_p16v_free(emu10k1_t * emu);
1160 int snd_p16v_mixer(emu10k1_t * emu);
1161 int snd_emu10k1_pcm_multi(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1162 int snd_emu10k1_fx8010_pcm(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1163 int snd_emu10k1_mixer(emu10k1_t * emu);
1164 int snd_emu10k1_timer(emu10k1_t * emu, int device);
1165 int snd_emu10k1_fx8010_new(emu10k1_t *emu, int device, snd_hwdep_t ** rhwdep);
1167 irqreturn_t snd_emu10k1_interrupt(int irq, void *dev_id, struct pt_regs *regs);
1169 /* initialization */
1170 void snd_emu10k1_voice_init(emu10k1_t * emu, int voice);
1171 int snd_emu10k1_init_efx(emu10k1_t *emu);
1172 void snd_emu10k1_free_efx(emu10k1_t *emu);
1173 int snd_emu10k1_fx8010_tram_setup(emu10k1_t *emu, u32 size);
1176 unsigned int snd_emu10k1_ptr_read(emu10k1_t * emu, unsigned int reg, unsigned int chn);
1177 void snd_emu10k1_ptr_write(emu10k1_t *emu, unsigned int reg, unsigned int chn, unsigned int data);
1178 unsigned int snd_emu10k1_ptr20_read(emu10k1_t * emu, unsigned int reg, unsigned int chn);
1179 void snd_emu10k1_ptr20_write(emu10k1_t *emu, unsigned int reg, unsigned int chn, unsigned int data);
1180 unsigned int snd_emu10k1_efx_read(emu10k1_t *emu, unsigned int pc);
1181 void snd_emu10k1_intr_enable(emu10k1_t *emu, unsigned int intrenb);
1182 void snd_emu10k1_intr_disable(emu10k1_t *emu, unsigned int intrenb);
1183 void snd_emu10k1_voice_intr_enable(emu10k1_t *emu, unsigned int voicenum);
1184 void snd_emu10k1_voice_intr_disable(emu10k1_t *emu, unsigned int voicenum);
1185 void snd_emu10k1_voice_intr_ack(emu10k1_t *emu, unsigned int voicenum);
1186 void snd_emu10k1_voice_half_loop_intr_enable(emu10k1_t *emu, unsigned int voicenum);
1187 void snd_emu10k1_voice_half_loop_intr_disable(emu10k1_t *emu, unsigned int voicenum);
1188 void snd_emu10k1_voice_half_loop_intr_ack(emu10k1_t *emu, unsigned int voicenum);
1189 void snd_emu10k1_voice_set_loop_stop(emu10k1_t *emu, unsigned int voicenum);
1190 void snd_emu10k1_voice_clear_loop_stop(emu10k1_t *emu, unsigned int voicenum);
1191 void snd_emu10k1_wait(emu10k1_t *emu, unsigned int wait);
1192 static inline unsigned int snd_emu10k1_wc(emu10k1_t *emu) { return (inl(emu->port + WC) >> 6) & 0xfffff; }
1193 unsigned short snd_emu10k1_ac97_read(ac97_t *ac97, unsigned short reg);
1194 void snd_emu10k1_ac97_write(ac97_t *ac97, unsigned short reg, unsigned short data);
1195 unsigned int snd_emu10k1_rate_to_pitch(unsigned int rate);
1197 /* memory allocation */
1198 snd_util_memblk_t *snd_emu10k1_alloc_pages(emu10k1_t *emu, snd_pcm_substream_t *substream);
1199 int snd_emu10k1_free_pages(emu10k1_t *emu, snd_util_memblk_t *blk);
1200 snd_util_memblk_t *snd_emu10k1_synth_alloc(emu10k1_t *emu, unsigned int size);
1201 int snd_emu10k1_synth_free(emu10k1_t *emu, snd_util_memblk_t *blk);
1202 int snd_emu10k1_synth_bzero(emu10k1_t *emu, snd_util_memblk_t *blk, int offset, int size);
1203 int snd_emu10k1_synth_copy_from_user(emu10k1_t *emu, snd_util_memblk_t *blk, int offset, const char __user *data, int size);
1204 int snd_emu10k1_memblk_map(emu10k1_t *emu, emu10k1_memblk_t *blk);
1206 /* voice allocation */
1207 int snd_emu10k1_voice_alloc(emu10k1_t *emu, emu10k1_voice_type_t type, int pair, emu10k1_voice_t **rvoice);
1208 int snd_emu10k1_voice_free(emu10k1_t *emu, emu10k1_voice_t *pvoice);
1211 int snd_emu10k1_midi(emu10k1_t * emu);
1212 int snd_emu10k1_audigy_midi(emu10k1_t * emu);
1214 /* proc interface */
1215 int snd_emu10k1_proc_init(emu10k1_t * emu);
1217 /* fx8010 irq handler */
1218 int snd_emu10k1_fx8010_register_irq_handler(emu10k1_t *emu,
1219 snd_fx8010_irq_handler_t *handler,
1220 unsigned char gpr_running,
1222 snd_emu10k1_fx8010_irq_t **r_irq);
1223 int snd_emu10k1_fx8010_unregister_irq_handler(emu10k1_t *emu,
1224 snd_emu10k1_fx8010_irq_t *irq);
1226 #endif /* __KERNEL__ */
1232 #define EMU10K1_CARD_CREATIVE 0x00000000
1233 #define EMU10K1_CARD_EMUAPS 0x00000001
1235 #define EMU10K1_FX8010_PCM_COUNT 8
1237 /* instruction set */
1238 #define iMAC0 0x00 /* R = A + (X * Y >> 31) ; saturation */
1239 #define iMAC1 0x01 /* R = A + (-X * Y >> 31) ; saturation */
1240 #define iMAC2 0x02 /* R = A + (X * Y >> 31) ; wraparound */
1241 #define iMAC3 0x03 /* R = A + (-X * Y >> 31) ; wraparound */
1242 #define iMACINT0 0x04 /* R = A + X * Y ; saturation */
1243 #define iMACINT1 0x05 /* R = A + X * Y ; wraparound (31-bit) */
1244 #define iACC3 0x06 /* R = A + X + Y ; saturation */
1245 #define iMACMV 0x07 /* R = A, acc += X * Y >> 31 */
1246 #define iANDXOR 0x08 /* R = (A & X) ^ Y */
1247 #define iTSTNEG 0x09 /* R = (A >= Y) ? X : ~X */
1248 #define iLIMITGE 0x0a /* R = (A >= Y) ? X : Y */
1249 #define iLIMITLT 0x0b /* R = (A < Y) ? X : Y */
1250 #define iLOG 0x0c /* R = linear_data, A (log_data), X (max_exp), Y (format_word) */
1251 #define iEXP 0x0d /* R = log_data, A (linear_data), X (max_exp), Y (format_word) */
1252 #define iINTERP 0x0e /* R = A + (X * (Y - A) >> 31) ; saturation */
1253 #define iSKIP 0x0f /* R = A (cc_reg), X (count), Y (cc_test) */
1256 #define FXBUS(x) (0x00 + (x)) /* x = 0x00 - 0x0f */
1257 #define EXTIN(x) (0x10 + (x)) /* x = 0x00 - 0x0f */
1258 #define EXTOUT(x) (0x20 + (x)) /* x = 0x00 - 0x0f physical outs -> FXWC low 16 bits */
1259 #define FXBUS2(x) (0x30 + (x)) /* x = 0x00 - 0x0f copies of fx buses for capture -> FXWC high 16 bits */
1260 /* NB: 0x31 and 0x32 are shared with Center/LFE on SB live 5.1 */
1262 #define C_00000000 0x40
1263 #define C_00000001 0x41
1264 #define C_00000002 0x42
1265 #define C_00000003 0x43
1266 #define C_00000004 0x44
1267 #define C_00000008 0x45
1268 #define C_00000010 0x46
1269 #define C_00000020 0x47
1270 #define C_00000100 0x48
1271 #define C_00010000 0x49
1272 #define C_00080000 0x4a
1273 #define C_10000000 0x4b
1274 #define C_20000000 0x4c
1275 #define C_40000000 0x4d
1276 #define C_80000000 0x4e
1277 #define C_7fffffff 0x4f
1278 #define C_ffffffff 0x50
1279 #define C_fffffffe 0x51
1280 #define C_c0000000 0x52
1281 #define C_4f1bbcdc 0x53
1282 #define C_5a7ef9db 0x54
1283 #define C_00100000 0x55 /* ?? */
1284 #define GPR_ACCU 0x56 /* ACCUM, accumulator */
1285 #define GPR_COND 0x57 /* CCR, condition register */
1286 #define GPR_NOISE0 0x58 /* noise source */
1287 #define GPR_NOISE1 0x59 /* noise source */
1288 #define GPR_IRQ 0x5a /* IRQ register */
1289 #define GPR_DBAC 0x5b /* TRAM Delay Base Address Counter */
1290 #define GPR(x) (FXGPREGBASE + (x)) /* free GPRs: x = 0x00 - 0xff */
1291 #define ITRAM_DATA(x) (TANKMEMDATAREGBASE + 0x00 + (x)) /* x = 0x00 - 0x7f */
1292 #define ETRAM_DATA(x) (TANKMEMDATAREGBASE + 0x80 + (x)) /* x = 0x00 - 0x1f */
1293 #define ITRAM_ADDR(x) (TANKMEMADDRREGBASE + 0x00 + (x)) /* x = 0x00 - 0x7f */
1294 #define ETRAM_ADDR(x) (TANKMEMADDRREGBASE + 0x80 + (x)) /* x = 0x00 - 0x1f */
1296 #define A_ITRAM_DATA(x) (TANKMEMDATAREGBASE + 0x00 + (x)) /* x = 0x00 - 0xbf */
1297 #define A_ETRAM_DATA(x) (TANKMEMDATAREGBASE + 0xc0 + (x)) /* x = 0x00 - 0x3f */
1298 #define A_ITRAM_ADDR(x) (TANKMEMADDRREGBASE + 0x00 + (x)) /* x = 0x00 - 0xbf */
1299 #define A_ETRAM_ADDR(x) (TANKMEMADDRREGBASE + 0xc0 + (x)) /* x = 0x00 - 0x3f */
1300 #define A_ITRAM_CTL(x) (A_TANKMEMCTLREGBASE + 0x00 + (x)) /* x = 0x00 - 0xbf */
1301 #define A_ETRAM_CTL(x) (A_TANKMEMCTLREGBASE + 0xc0 + (x)) /* x = 0x00 - 0x3f */
1303 #define A_FXBUS(x) (0x00 + (x)) /* x = 0x00 - 0x3f FX buses */
1304 #define A_EXTIN(x) (0x40 + (x)) /* x = 0x00 - 0x0f physical ins */
1305 #define A_P16VIN(x) (0x50 + (x)) /* x = 0x00 - 0x0f p16v ins (A2 only) "EMU32 inputs" */
1306 #define A_EXTOUT(x) (0x60 + (x)) /* x = 0x00 - 0x1f physical outs -> A_FXWC1 0x79-7f unknown */
1307 #define A_FXBUS2(x) (0x80 + (x)) /* x = 0x00 - 0x1f extra outs used for EFX capture -> A_FXWC2 */
1308 #define A_EMU32OUTH(x) (0xa0 + (x)) /* x = 0x00 - 0x0f "EMU32_OUT_10 - _1F" - ??? */
1309 #define A_EMU32OUTL(x) (0xb0 + (x)) /* x = 0x00 - 0x0f "EMU32_OUT_1 - _F" - ??? */
1310 #define A_GPR(x) (A_FXGPREGBASE + (x))
1312 /* cc_reg constants */
1313 #define CC_REG_NORMALIZED C_00000001
1314 #define CC_REG_BORROW C_00000002
1315 #define CC_REG_MINUS C_00000004
1316 #define CC_REG_ZERO C_00000008
1317 #define CC_REG_SATURATE C_00000010
1318 #define CC_REG_NONZERO C_00000100
1321 #define FXBUS_PCM_LEFT 0x00
1322 #define FXBUS_PCM_RIGHT 0x01
1323 #define FXBUS_PCM_LEFT_REAR 0x02
1324 #define FXBUS_PCM_RIGHT_REAR 0x03
1325 #define FXBUS_MIDI_LEFT 0x04
1326 #define FXBUS_MIDI_RIGHT 0x05
1327 #define FXBUS_PCM_CENTER 0x06
1328 #define FXBUS_PCM_LFE 0x07
1329 #define FXBUS_PCM_LEFT_FRONT 0x08
1330 #define FXBUS_PCM_RIGHT_FRONT 0x09
1331 #define FXBUS_MIDI_REVERB 0x0c
1332 #define FXBUS_MIDI_CHORUS 0x0d
1333 #define FXBUS_PCM_LEFT_SIDE 0x0e
1334 #define FXBUS_PCM_RIGHT_SIDE 0x0f
1335 #define FXBUS_PT_LEFT 0x14
1336 #define FXBUS_PT_RIGHT 0x15
1339 #define EXTIN_AC97_L 0x00 /* AC'97 capture channel - left */
1340 #define EXTIN_AC97_R 0x01 /* AC'97 capture channel - right */
1341 #define EXTIN_SPDIF_CD_L 0x02 /* internal S/PDIF CD - onboard - left */
1342 #define EXTIN_SPDIF_CD_R 0x03 /* internal S/PDIF CD - onboard - right */
1343 #define EXTIN_ZOOM_L 0x04 /* Zoom Video I2S - left */
1344 #define EXTIN_ZOOM_R 0x05 /* Zoom Video I2S - right */
1345 #define EXTIN_TOSLINK_L 0x06 /* LiveDrive - TOSLink Optical - left */
1346 #define EXTIN_TOSLINK_R 0x07 /* LiveDrive - TOSLink Optical - right */
1347 #define EXTIN_LINE1_L 0x08 /* LiveDrive - Line/Mic 1 - left */
1348 #define EXTIN_LINE1_R 0x09 /* LiveDrive - Line/Mic 1 - right */
1349 #define EXTIN_COAX_SPDIF_L 0x0a /* LiveDrive - Coaxial S/PDIF - left */
1350 #define EXTIN_COAX_SPDIF_R 0x0b /* LiveDrive - Coaxial S/PDIF - right */
1351 #define EXTIN_LINE2_L 0x0c /* LiveDrive - Line/Mic 2 - left */
1352 #define EXTIN_LINE2_R 0x0d /* LiveDrive - Line/Mic 2 - right */
1355 #define EXTOUT_AC97_L 0x00 /* AC'97 playback channel - left */
1356 #define EXTOUT_AC97_R 0x01 /* AC'97 playback channel - right */
1357 #define EXTOUT_TOSLINK_L 0x02 /* LiveDrive - TOSLink Optical - left */
1358 #define EXTOUT_TOSLINK_R 0x03 /* LiveDrive - TOSLink Optical - right */
1359 #define EXTOUT_AC97_CENTER 0x04 /* SB Live 5.1 - center */
1360 #define EXTOUT_AC97_LFE 0x05 /* SB Live 5.1 - LFE */
1361 #define EXTOUT_HEADPHONE_L 0x06 /* LiveDrive - Headphone - left */
1362 #define EXTOUT_HEADPHONE_R 0x07 /* LiveDrive - Headphone - right */
1363 #define EXTOUT_REAR_L 0x08 /* Rear channel - left */
1364 #define EXTOUT_REAR_R 0x09 /* Rear channel - right */
1365 #define EXTOUT_ADC_CAP_L 0x0a /* ADC Capture buffer - left */
1366 #define EXTOUT_ADC_CAP_R 0x0b /* ADC Capture buffer - right */
1367 #define EXTOUT_MIC_CAP 0x0c /* MIC Capture buffer */
1368 #define EXTOUT_AC97_REAR_L 0x0d /* SB Live 5.1 (c) 2003 - Rear Left */
1369 #define EXTOUT_AC97_REAR_R 0x0e /* SB Live 5.1 (c) 2003 - Rear Right */
1370 #define EXTOUT_ACENTER 0x11 /* Analog Center */
1371 #define EXTOUT_ALFE 0x12 /* Analog LFE */
1374 #define A_EXTIN_AC97_L 0x00 /* AC'97 capture channel - left */
1375 #define A_EXTIN_AC97_R 0x01 /* AC'97 capture channel - right */
1376 #define A_EXTIN_SPDIF_CD_L 0x02 /* digital CD left */
1377 #define A_EXTIN_SPDIF_CD_R 0x03 /* digital CD left */
1378 #define A_EXTIN_OPT_SPDIF_L 0x04 /* audigy drive Optical SPDIF - left */
1379 #define A_EXTIN_OPT_SPDIF_R 0x05 /* right */
1380 #define A_EXTIN_LINE2_L 0x08 /* audigy drive line2/mic2 - left */
1381 #define A_EXTIN_LINE2_R 0x09 /* right */
1382 #define A_EXTIN_ADC_L 0x0a /* Philips ADC - left */
1383 #define A_EXTIN_ADC_R 0x0b /* right */
1384 #define A_EXTIN_AUX2_L 0x0c /* audigy drive aux2 - left */
1385 #define A_EXTIN_AUX2_R 0x0d /* - right */
1387 /* Audigiy Outputs */
1388 #define A_EXTOUT_FRONT_L 0x00 /* digital front left */
1389 #define A_EXTOUT_FRONT_R 0x01 /* right */
1390 #define A_EXTOUT_CENTER 0x02 /* digital front center */
1391 #define A_EXTOUT_LFE 0x03 /* digital front lfe */
1392 #define A_EXTOUT_HEADPHONE_L 0x04 /* headphone audigy drive left */
1393 #define A_EXTOUT_HEADPHONE_R 0x05 /* right */
1394 #define A_EXTOUT_REAR_L 0x06 /* digital rear left */
1395 #define A_EXTOUT_REAR_R 0x07 /* right */
1396 #define A_EXTOUT_AFRONT_L 0x08 /* analog front left */
1397 #define A_EXTOUT_AFRONT_R 0x09 /* right */
1398 #define A_EXTOUT_ACENTER 0x0a /* analog center */
1399 #define A_EXTOUT_ALFE 0x0b /* analog LFE */
1400 #define A_EXTOUT_ASIDE_L 0x0c /* analog side left - Audigy 2 ZS */
1401 #define A_EXTOUT_ASIDE_R 0x0d /* right - Audigy 2 ZS */
1402 #define A_EXTOUT_AREAR_L 0x0e /* analog rear left */
1403 #define A_EXTOUT_AREAR_R 0x0f /* right */
1404 #define A_EXTOUT_AC97_L 0x10 /* AC97 left (front) */
1405 #define A_EXTOUT_AC97_R 0x11 /* right */
1406 #define A_EXTOUT_ADC_CAP_L 0x16 /* ADC capture buffer left */
1407 #define A_EXTOUT_ADC_CAP_R 0x17 /* right */
1408 #define A_EXTOUT_MIC_CAP 0x18 /* Mic capture buffer */
1410 /* Audigy constants */
1411 #define A_C_00000000 0xc0
1412 #define A_C_00000001 0xc1
1413 #define A_C_00000002 0xc2
1414 #define A_C_00000003 0xc3
1415 #define A_C_00000004 0xc4
1416 #define A_C_00000008 0xc5
1417 #define A_C_00000010 0xc6
1418 #define A_C_00000020 0xc7
1419 #define A_C_00000100 0xc8
1420 #define A_C_00010000 0xc9
1421 #define A_C_00000800 0xca
1422 #define A_C_10000000 0xcb
1423 #define A_C_20000000 0xcc
1424 #define A_C_40000000 0xcd
1425 #define A_C_80000000 0xce
1426 #define A_C_7fffffff 0xcf
1427 #define A_C_ffffffff 0xd0
1428 #define A_C_fffffffe 0xd1
1429 #define A_C_c0000000 0xd2
1430 #define A_C_4f1bbcdc 0xd3
1431 #define A_C_5a7ef9db 0xd4
1432 #define A_C_00100000 0xd5
1433 #define A_GPR_ACCU 0xd6 /* ACCUM, accumulator */
1434 #define A_GPR_COND 0xd7 /* CCR, condition register */
1435 #define A_GPR_NOISE0 0xd8 /* noise source */
1436 #define A_GPR_NOISE1 0xd9 /* noise source */
1437 #define A_GPR_IRQ 0xda /* IRQ register */
1438 #define A_GPR_DBAC 0xdb /* TRAM Delay Base Address Counter - internal */
1439 #define A_GPR_DBACE 0xde /* TRAM Delay Base Address Counter - external */
1441 /* definitions for debug register */
1442 #define EMU10K1_DBG_ZC 0x80000000 /* zero tram counter */
1443 #define EMU10K1_DBG_SATURATION_OCCURED 0x02000000 /* saturation control */
1444 #define EMU10K1_DBG_SATURATION_ADDR 0x01ff0000 /* saturation address */
1445 #define EMU10K1_DBG_SINGLE_STEP 0x00008000 /* single step mode */
1446 #define EMU10K1_DBG_STEP 0x00004000 /* start single step */
1447 #define EMU10K1_DBG_CONDITION_CODE 0x00003e00 /* condition code */
1448 #define EMU10K1_DBG_SINGLE_STEP_ADDR 0x000001ff /* single step address */
1450 /* tank memory address line */
1452 #define TANKMEMADDRREG_ADDR_MASK 0x000fffff /* 20 bit tank address field */
1453 #define TANKMEMADDRREG_CLEAR 0x00800000 /* Clear tank memory */
1454 #define TANKMEMADDRREG_ALIGN 0x00400000 /* Align read or write relative to tank access */
1455 #define TANKMEMADDRREG_WRITE 0x00200000 /* Write to tank memory */
1456 #define TANKMEMADDRREG_READ 0x00100000 /* Read from tank memory */
1460 unsigned int internal_tram_size; /* in samples */
1461 unsigned int external_tram_size; /* in samples */
1462 char fxbus_names[16][32]; /* names of FXBUSes */
1463 char extin_names[16][32]; /* names of external inputs */
1464 char extout_names[32][32]; /* names of external outputs */
1465 unsigned int gpr_controls; /* count of GPR controls */
1466 } emu10k1_fx8010_info_t;
1468 #define EMU10K1_GPR_TRANSLATION_NONE 0
1469 #define EMU10K1_GPR_TRANSLATION_TABLE100 1
1470 #define EMU10K1_GPR_TRANSLATION_BASS 2
1471 #define EMU10K1_GPR_TRANSLATION_TREBLE 3
1472 #define EMU10K1_GPR_TRANSLATION_ONOFF 4
1475 snd_ctl_elem_id_t id; /* full control ID definition */
1476 unsigned int vcount; /* visible count */
1477 unsigned int count; /* count of GPR (1..16) */
1478 unsigned short gpr[32]; /* GPR number(s) */
1479 unsigned int value[32]; /* initial values */
1480 unsigned int min; /* minimum range */
1481 unsigned int max; /* maximum range */
1482 unsigned int translation; /* translation type (EMU10K1_GPR_TRANSLATION*) */
1483 } emu10k1_fx8010_control_gpr_t;
1488 DECLARE_BITMAP(gpr_valid, 0x200); /* bitmask of valid initializers */
1489 u_int32_t __user *gpr_map; /* initializers */
1491 unsigned int gpr_add_control_count; /* count of GPR controls to add/replace */
1492 emu10k1_fx8010_control_gpr_t __user *gpr_add_controls; /* GPR controls to add/replace */
1494 unsigned int gpr_del_control_count; /* count of GPR controls to remove */
1495 snd_ctl_elem_id_t __user *gpr_del_controls; /* IDs of GPR controls to remove */
1497 unsigned int gpr_list_control_count; /* count of GPR controls to list */
1498 unsigned int gpr_list_control_total; /* total count of GPR controls */
1499 emu10k1_fx8010_control_gpr_t __user *gpr_list_controls; /* listed GPR controls */
1501 DECLARE_BITMAP(tram_valid, 0x100); /* bitmask of valid initializers */
1502 u_int32_t __user *tram_data_map; /* data initializers */
1503 u_int32_t __user *tram_addr_map; /* map initializers */
1505 DECLARE_BITMAP(code_valid, 1024); /* bitmask of valid instructions */
1506 u_int32_t __user *code; /* one instruction - 64 bits */
1507 } emu10k1_fx8010_code_t;
1510 unsigned int address; /* 31.bit == 1 -> external TRAM */
1511 unsigned int size; /* size in samples (4 bytes) */
1512 unsigned int *samples; /* pointer to samples (20-bit) */
1513 /* NULL->clear memory */
1514 } emu10k1_fx8010_tram_t;
1517 unsigned int substream; /* substream number */
1518 unsigned int res1; /* reserved */
1519 unsigned int channels; /* 16-bit channels count, zero = remove this substream */
1520 unsigned int tram_start; /* ring buffer position in TRAM (in samples) */
1521 unsigned int buffer_size; /* count of buffered samples */
1522 unsigned short gpr_size; /* GPR containing size of ringbuffer in samples (host) */
1523 unsigned short gpr_ptr; /* GPR containing current pointer in the ring buffer (host = reset, FX8010) */
1524 unsigned short gpr_count; /* GPR containing count of samples between two interrupts (host) */
1525 unsigned short gpr_tmpcount; /* GPR containing current count of samples to interrupt (host = set, FX8010) */
1526 unsigned short gpr_trigger; /* GPR containing trigger (activate) information (host) */
1527 unsigned short gpr_running; /* GPR containing info if PCM is running (FX8010) */
1528 unsigned char pad; /* reserved */
1529 unsigned char etram[32]; /* external TRAM address & data (one per channel) */
1530 unsigned int res2; /* reserved */
1531 } emu10k1_fx8010_pcm_t;
1533 #define SNDRV_EMU10K1_IOCTL_INFO _IOR ('H', 0x10, emu10k1_fx8010_info_t)
1534 #define SNDRV_EMU10K1_IOCTL_CODE_POKE _IOW ('H', 0x11, emu10k1_fx8010_code_t)
1535 #define SNDRV_EMU10K1_IOCTL_CODE_PEEK _IOWR('H', 0x12, emu10k1_fx8010_code_t)
1536 #define SNDRV_EMU10K1_IOCTL_TRAM_SETUP _IOW ('H', 0x20, int)
1537 #define SNDRV_EMU10K1_IOCTL_TRAM_POKE _IOW ('H', 0x21, emu10k1_fx8010_tram_t)
1538 #define SNDRV_EMU10K1_IOCTL_TRAM_PEEK _IOWR('H', 0x22, emu10k1_fx8010_tram_t)
1539 #define SNDRV_EMU10K1_IOCTL_PCM_POKE _IOW ('H', 0x30, emu10k1_fx8010_pcm_t)
1540 #define SNDRV_EMU10K1_IOCTL_PCM_PEEK _IOWR('H', 0x31, emu10k1_fx8010_pcm_t)
1541 #define SNDRV_EMU10K1_IOCTL_STOP _IO ('H', 0x80)
1542 #define SNDRV_EMU10K1_IOCTL_CONTINUE _IO ('H', 0x81)
1543 #define SNDRV_EMU10K1_IOCTL_ZERO_TRAM_COUNTER _IO ('H', 0x82)
1544 #define SNDRV_EMU10K1_IOCTL_SINGLE_STEP _IOW ('H', 0x83, int)
1545 #define SNDRV_EMU10K1_IOCTL_DBG_READ _IOR ('H', 0x84, int)
1547 #endif /* __SOUND_EMU10K1_H */
projects / mv-sheeva.git / blob