1 ##=============================================================================
5 ## x86 exception vectors
7 ##=============================================================================
8 #####ECOSGPLCOPYRIGHTBEGIN####
9 ## -------------------------------------------
10 ## This file is part of eCos, the Embedded Configurable Operating System.
11 ## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
13 ## eCos is free software; you can redistribute it and/or modify it under
14 ## the terms of the GNU General Public License as published by the Free
15 ## Software Foundation; either version 2 or (at your option) any later version.
17 ## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18 ## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19 ## FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
22 ## You should have received a copy of the GNU General Public License along
23 ## with eCos; if not, write to the Free Software Foundation, Inc.,
24 ## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
26 ## As a special exception, if other files instantiate templates or use macros
27 ## or inline functions from this file, or you compile this file and link it
28 ## with other works to produce a work based on this file, this file does not
29 ## by itself cause the resulting work to be covered by the GNU General Public
30 ## License. However the source code for this file must still be made available
31 ## in accordance with section (3) of the GNU General Public License.
33 ## This exception does not invalidate any other reasons why a work based on
34 ## this file might be covered by the GNU General Public License.
36 ## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37 ## at http://sources.redhat.com/ecos/ecos-license/
38 ## -------------------------------------------
39 #####ECOSGPLCOPYRIGHTEND####
40 ##=============================================================================
41 #######DESCRIPTIONBEGIN####
46 ## Purpose: Synthetic target startup
47 ## Description: When running on real hardware vectors.S contains
48 ## initialization code and usually the low-level interrupt and
49 ## exception support. On the synthetic target the latter is
50 ## handled by C code. The main initialization that is needed is
51 ## to jump into the C startup.
53 ######DESCRIPTIONEND####
55 ##=============================================================================
57 # According the SVR4/i386 ABI, most registers are undefined. However
58 # there is some interesting information on the stack:
62 # %esp + (argc*4) NULL
67 # There are some other things that could be done, for example aligning
68 # the stack to a 16-byte boundary for SSE, but it is not clear which of
69 # those things are actually useful. The glibc source file
70 # sysdeps/i386/elf/start.S contains some relevant information.
72 #==============================================================================
79 .global cyg_hal_sys_argc
82 .global cyg_hal_sys_argv
85 .global cyg_hal_sys_environ
93 movl %eax, cyg_hal_sys_argc
95 movl %ebx, cyg_hal_sys_argv
100 movl %ebx, cyg_hal_sys_environ