]> git.karo-electronics.de Git - linux-beck.git/blob - sound/pci/hda/patch_hdmi.c
ALSA: hda - Cache the jack-detection value
[linux-beck.git] / sound / pci / hda / patch_hdmi.c
1 /*
2  *
3  *  patch_hdmi.c - routines for HDMI/DisplayPort codecs
4  *
5  *  Copyright(c) 2008-2010 Intel Corporation. All rights reserved.
6  *  Copyright (c) 2006 ATI Technologies Inc.
7  *  Copyright (c) 2008 NVIDIA Corp.  All rights reserved.
8  *  Copyright (c) 2008 Wei Ni <wni@nvidia.com>
9  *
10  *  Authors:
11  *                      Wu Fengguang <wfg@linux.intel.com>
12  *
13  *  Maintained by:
14  *                      Wu Fengguang <wfg@linux.intel.com>
15  *
16  *  This program is free software; you can redistribute it and/or modify it
17  *  under the terms of the GNU General Public License as published by the Free
18  *  Software Foundation; either version 2 of the License, or (at your option)
19  *  any later version.
20  *
21  *  This program is distributed in the hope that it will be useful, but
22  *  WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
23  *  or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
24  *  for more details.
25  *
26  *  You should have received a copy of the GNU General Public License
27  *  along with this program; if not, write to the Free Software Foundation,
28  *  Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
29  */
30
31 #include <linux/init.h>
32 #include <linux/delay.h>
33 #include <linux/slab.h>
34 #include <linux/module.h>
35 #include <sound/core.h>
36 #include <sound/jack.h>
37 #include "hda_codec.h"
38 #include "hda_local.h"
39 #include "hda_jack.h"
40
41 static bool static_hdmi_pcm;
42 module_param(static_hdmi_pcm, bool, 0644);
43 MODULE_PARM_DESC(static_hdmi_pcm, "Don't restrict PCM parameters per ELD info");
44
45 /*
46  * The HDMI/DisplayPort configuration can be highly dynamic. A graphics device
47  * could support N independent pipes, each of them can be connected to one or
48  * more ports (DVI, HDMI or DisplayPort).
49  *
50  * The HDA correspondence of pipes/ports are converter/pin nodes.
51  */
52 #define MAX_HDMI_CVTS   4
53 #define MAX_HDMI_PINS   4
54
55 struct hdmi_spec_per_cvt {
56         hda_nid_t cvt_nid;
57         int assigned;
58         unsigned int channels_min;
59         unsigned int channels_max;
60         u32 rates;
61         u64 formats;
62         unsigned int maxbps;
63 };
64
65 struct hdmi_spec_per_pin {
66         hda_nid_t pin_nid;
67         int num_mux_nids;
68         hda_nid_t mux_nids[HDA_MAX_CONNECTIONS];
69
70         struct hda_codec *codec;
71         struct hdmi_eld sink_eld;
72         struct delayed_work work;
73 };
74
75 struct hdmi_spec {
76         int num_cvts;
77         struct hdmi_spec_per_cvt cvts[MAX_HDMI_CVTS];
78
79         int num_pins;
80         struct hdmi_spec_per_pin pins[MAX_HDMI_PINS];
81         struct hda_pcm pcm_rec[MAX_HDMI_PINS];
82
83         /*
84          * Non-generic ATI/NVIDIA specific
85          */
86         struct hda_multi_out multiout;
87         const struct hda_pcm_stream *pcm_playback;
88 };
89
90
91 struct hdmi_audio_infoframe {
92         u8 type; /* 0x84 */
93         u8 ver;  /* 0x01 */
94         u8 len;  /* 0x0a */
95
96         u8 checksum;
97
98         u8 CC02_CT47;   /* CC in bits 0:2, CT in 4:7 */
99         u8 SS01_SF24;
100         u8 CXT04;
101         u8 CA;
102         u8 LFEPBL01_LSV36_DM_INH7;
103 };
104
105 struct dp_audio_infoframe {
106         u8 type; /* 0x84 */
107         u8 len;  /* 0x1b */
108         u8 ver;  /* 0x11 << 2 */
109
110         u8 CC02_CT47;   /* match with HDMI infoframe from this on */
111         u8 SS01_SF24;
112         u8 CXT04;
113         u8 CA;
114         u8 LFEPBL01_LSV36_DM_INH7;
115 };
116
117 union audio_infoframe {
118         struct hdmi_audio_infoframe hdmi;
119         struct dp_audio_infoframe dp;
120         u8 bytes[0];
121 };
122
123 /*
124  * CEA speaker placement:
125  *
126  *        FLH       FCH        FRH
127  *  FLW    FL  FLC   FC   FRC   FR   FRW
128  *
129  *                                  LFE
130  *                     TC
131  *
132  *          RL  RLC   RC   RRC   RR
133  *
134  * The Left/Right Surround channel _notions_ LS/RS in SMPTE 320M corresponds to
135  * CEA RL/RR; The SMPTE channel _assignment_ C/LFE is swapped to CEA LFE/FC.
136  */
137 enum cea_speaker_placement {
138         FL  = (1 <<  0),        /* Front Left           */
139         FC  = (1 <<  1),        /* Front Center         */
140         FR  = (1 <<  2),        /* Front Right          */
141         FLC = (1 <<  3),        /* Front Left Center    */
142         FRC = (1 <<  4),        /* Front Right Center   */
143         RL  = (1 <<  5),        /* Rear Left            */
144         RC  = (1 <<  6),        /* Rear Center          */
145         RR  = (1 <<  7),        /* Rear Right           */
146         RLC = (1 <<  8),        /* Rear Left Center     */
147         RRC = (1 <<  9),        /* Rear Right Center    */
148         LFE = (1 << 10),        /* Low Frequency Effect */
149         FLW = (1 << 11),        /* Front Left Wide      */
150         FRW = (1 << 12),        /* Front Right Wide     */
151         FLH = (1 << 13),        /* Front Left High      */
152         FCH = (1 << 14),        /* Front Center High    */
153         FRH = (1 << 15),        /* Front Right High     */
154         TC  = (1 << 16),        /* Top Center           */
155 };
156
157 /*
158  * ELD SA bits in the CEA Speaker Allocation data block
159  */
160 static int eld_speaker_allocation_bits[] = {
161         [0] = FL | FR,
162         [1] = LFE,
163         [2] = FC,
164         [3] = RL | RR,
165         [4] = RC,
166         [5] = FLC | FRC,
167         [6] = RLC | RRC,
168         /* the following are not defined in ELD yet */
169         [7] = FLW | FRW,
170         [8] = FLH | FRH,
171         [9] = TC,
172         [10] = FCH,
173 };
174
175 struct cea_channel_speaker_allocation {
176         int ca_index;
177         int speakers[8];
178
179         /* derived values, just for convenience */
180         int channels;
181         int spk_mask;
182 };
183
184 /*
185  * ALSA sequence is:
186  *
187  *       surround40   surround41   surround50   surround51   surround71
188  * ch0   front left   =            =            =            =
189  * ch1   front right  =            =            =            =
190  * ch2   rear left    =            =            =            =
191  * ch3   rear right   =            =            =            =
192  * ch4                LFE          center       center       center
193  * ch5                                          LFE          LFE
194  * ch6                                                       side left
195  * ch7                                                       side right
196  *
197  * surround71 = {FL, FR, RLC, RRC, FC, LFE, RL, RR}
198  */
199 static int hdmi_channel_mapping[0x32][8] = {
200         /* stereo */
201         [0x00] = { 0x00, 0x11, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
202         /* 2.1 */
203         [0x01] = { 0x00, 0x11, 0x22, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
204         /* Dolby Surround */
205         [0x02] = { 0x00, 0x11, 0x23, 0xf2, 0xf4, 0xf5, 0xf6, 0xf7 },
206         /* surround40 */
207         [0x08] = { 0x00, 0x11, 0x24, 0x35, 0xf3, 0xf2, 0xf6, 0xf7 },
208         /* 4ch */
209         [0x03] = { 0x00, 0x11, 0x23, 0x32, 0x44, 0xf5, 0xf6, 0xf7 },
210         /* surround41 */
211         [0x09] = { 0x00, 0x11, 0x24, 0x35, 0x42, 0xf3, 0xf6, 0xf7 },
212         /* surround50 */
213         [0x0a] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0xf2, 0xf6, 0xf7 },
214         /* surround51 */
215         [0x0b] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0x52, 0xf6, 0xf7 },
216         /* 7.1 */
217         [0x13] = { 0x00, 0x11, 0x26, 0x37, 0x43, 0x52, 0x64, 0x75 },
218 };
219
220 /*
221  * This is an ordered list!
222  *
223  * The preceding ones have better chances to be selected by
224  * hdmi_channel_allocation().
225  */
226 static struct cea_channel_speaker_allocation channel_allocations[] = {
227 /*                        channel:   7     6    5    4    3     2    1    0  */
228 { .ca_index = 0x00,  .speakers = {   0,    0,   0,   0,   0,    0,  FR,  FL } },
229                                  /* 2.1 */
230 { .ca_index = 0x01,  .speakers = {   0,    0,   0,   0,   0,  LFE,  FR,  FL } },
231                                  /* Dolby Surround */
232 { .ca_index = 0x02,  .speakers = {   0,    0,   0,   0,  FC,    0,  FR,  FL } },
233                                  /* surround40 */
234 { .ca_index = 0x08,  .speakers = {   0,    0,  RR,  RL,   0,    0,  FR,  FL } },
235                                  /* surround41 */
236 { .ca_index = 0x09,  .speakers = {   0,    0,  RR,  RL,   0,  LFE,  FR,  FL } },
237                                  /* surround50 */
238 { .ca_index = 0x0a,  .speakers = {   0,    0,  RR,  RL,  FC,    0,  FR,  FL } },
239                                  /* surround51 */
240 { .ca_index = 0x0b,  .speakers = {   0,    0,  RR,  RL,  FC,  LFE,  FR,  FL } },
241                                  /* 6.1 */
242 { .ca_index = 0x0f,  .speakers = {   0,   RC,  RR,  RL,  FC,  LFE,  FR,  FL } },
243                                  /* surround71 */
244 { .ca_index = 0x13,  .speakers = { RRC,  RLC,  RR,  RL,  FC,  LFE,  FR,  FL } },
245
246 { .ca_index = 0x03,  .speakers = {   0,    0,   0,   0,  FC,  LFE,  FR,  FL } },
247 { .ca_index = 0x04,  .speakers = {   0,    0,   0,  RC,   0,    0,  FR,  FL } },
248 { .ca_index = 0x05,  .speakers = {   0,    0,   0,  RC,   0,  LFE,  FR,  FL } },
249 { .ca_index = 0x06,  .speakers = {   0,    0,   0,  RC,  FC,    0,  FR,  FL } },
250 { .ca_index = 0x07,  .speakers = {   0,    0,   0,  RC,  FC,  LFE,  FR,  FL } },
251 { .ca_index = 0x0c,  .speakers = {   0,   RC,  RR,  RL,   0,    0,  FR,  FL } },
252 { .ca_index = 0x0d,  .speakers = {   0,   RC,  RR,  RL,   0,  LFE,  FR,  FL } },
253 { .ca_index = 0x0e,  .speakers = {   0,   RC,  RR,  RL,  FC,    0,  FR,  FL } },
254 { .ca_index = 0x10,  .speakers = { RRC,  RLC,  RR,  RL,   0,    0,  FR,  FL } },
255 { .ca_index = 0x11,  .speakers = { RRC,  RLC,  RR,  RL,   0,  LFE,  FR,  FL } },
256 { .ca_index = 0x12,  .speakers = { RRC,  RLC,  RR,  RL,  FC,    0,  FR,  FL } },
257 { .ca_index = 0x14,  .speakers = { FRC,  FLC,   0,   0,   0,    0,  FR,  FL } },
258 { .ca_index = 0x15,  .speakers = { FRC,  FLC,   0,   0,   0,  LFE,  FR,  FL } },
259 { .ca_index = 0x16,  .speakers = { FRC,  FLC,   0,   0,  FC,    0,  FR,  FL } },
260 { .ca_index = 0x17,  .speakers = { FRC,  FLC,   0,   0,  FC,  LFE,  FR,  FL } },
261 { .ca_index = 0x18,  .speakers = { FRC,  FLC,   0,  RC,   0,    0,  FR,  FL } },
262 { .ca_index = 0x19,  .speakers = { FRC,  FLC,   0,  RC,   0,  LFE,  FR,  FL } },
263 { .ca_index = 0x1a,  .speakers = { FRC,  FLC,   0,  RC,  FC,    0,  FR,  FL } },
264 { .ca_index = 0x1b,  .speakers = { FRC,  FLC,   0,  RC,  FC,  LFE,  FR,  FL } },
265 { .ca_index = 0x1c,  .speakers = { FRC,  FLC,  RR,  RL,   0,    0,  FR,  FL } },
266 { .ca_index = 0x1d,  .speakers = { FRC,  FLC,  RR,  RL,   0,  LFE,  FR,  FL } },
267 { .ca_index = 0x1e,  .speakers = { FRC,  FLC,  RR,  RL,  FC,    0,  FR,  FL } },
268 { .ca_index = 0x1f,  .speakers = { FRC,  FLC,  RR,  RL,  FC,  LFE,  FR,  FL } },
269 { .ca_index = 0x20,  .speakers = {   0,  FCH,  RR,  RL,  FC,    0,  FR,  FL } },
270 { .ca_index = 0x21,  .speakers = {   0,  FCH,  RR,  RL,  FC,  LFE,  FR,  FL } },
271 { .ca_index = 0x22,  .speakers = {  TC,    0,  RR,  RL,  FC,    0,  FR,  FL } },
272 { .ca_index = 0x23,  .speakers = {  TC,    0,  RR,  RL,  FC,  LFE,  FR,  FL } },
273 { .ca_index = 0x24,  .speakers = { FRH,  FLH,  RR,  RL,   0,    0,  FR,  FL } },
274 { .ca_index = 0x25,  .speakers = { FRH,  FLH,  RR,  RL,   0,  LFE,  FR,  FL } },
275 { .ca_index = 0x26,  .speakers = { FRW,  FLW,  RR,  RL,   0,    0,  FR,  FL } },
276 { .ca_index = 0x27,  .speakers = { FRW,  FLW,  RR,  RL,   0,  LFE,  FR,  FL } },
277 { .ca_index = 0x28,  .speakers = {  TC,   RC,  RR,  RL,  FC,    0,  FR,  FL } },
278 { .ca_index = 0x29,  .speakers = {  TC,   RC,  RR,  RL,  FC,  LFE,  FR,  FL } },
279 { .ca_index = 0x2a,  .speakers = { FCH,   RC,  RR,  RL,  FC,    0,  FR,  FL } },
280 { .ca_index = 0x2b,  .speakers = { FCH,   RC,  RR,  RL,  FC,  LFE,  FR,  FL } },
281 { .ca_index = 0x2c,  .speakers = {  TC,  FCH,  RR,  RL,  FC,    0,  FR,  FL } },
282 { .ca_index = 0x2d,  .speakers = {  TC,  FCH,  RR,  RL,  FC,  LFE,  FR,  FL } },
283 { .ca_index = 0x2e,  .speakers = { FRH,  FLH,  RR,  RL,  FC,    0,  FR,  FL } },
284 { .ca_index = 0x2f,  .speakers = { FRH,  FLH,  RR,  RL,  FC,  LFE,  FR,  FL } },
285 { .ca_index = 0x30,  .speakers = { FRW,  FLW,  RR,  RL,  FC,    0,  FR,  FL } },
286 { .ca_index = 0x31,  .speakers = { FRW,  FLW,  RR,  RL,  FC,  LFE,  FR,  FL } },
287 };
288
289
290 /*
291  * HDMI routines
292  */
293
294 static int pin_nid_to_pin_index(struct hdmi_spec *spec, hda_nid_t pin_nid)
295 {
296         int pin_idx;
297
298         for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++)
299                 if (spec->pins[pin_idx].pin_nid == pin_nid)
300                         return pin_idx;
301
302         snd_printk(KERN_WARNING "HDMI: pin nid %d not registered\n", pin_nid);
303         return -EINVAL;
304 }
305
306 static int hinfo_to_pin_index(struct hdmi_spec *spec,
307                               struct hda_pcm_stream *hinfo)
308 {
309         int pin_idx;
310
311         for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++)
312                 if (&spec->pcm_rec[pin_idx].stream[0] == hinfo)
313                         return pin_idx;
314
315         snd_printk(KERN_WARNING "HDMI: hinfo %p not registered\n", hinfo);
316         return -EINVAL;
317 }
318
319 static int cvt_nid_to_cvt_index(struct hdmi_spec *spec, hda_nid_t cvt_nid)
320 {
321         int cvt_idx;
322
323         for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++)
324                 if (spec->cvts[cvt_idx].cvt_nid == cvt_nid)
325                         return cvt_idx;
326
327         snd_printk(KERN_WARNING "HDMI: cvt nid %d not registered\n", cvt_nid);
328         return -EINVAL;
329 }
330
331 static int hdmi_eld_ctl_info(struct snd_kcontrol *kcontrol,
332                         struct snd_ctl_elem_info *uinfo)
333 {
334         struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
335         struct hdmi_spec *spec;
336         int pin_idx;
337
338         spec = codec->spec;
339         uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
340
341         pin_idx = kcontrol->private_value;
342         uinfo->count = spec->pins[pin_idx].sink_eld.eld_size;
343
344         return 0;
345 }
346
347 static int hdmi_eld_ctl_get(struct snd_kcontrol *kcontrol,
348                         struct snd_ctl_elem_value *ucontrol)
349 {
350         struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
351         struct hdmi_spec *spec;
352         int pin_idx;
353
354         spec = codec->spec;
355         pin_idx = kcontrol->private_value;
356
357         memcpy(ucontrol->value.bytes.data,
358                 spec->pins[pin_idx].sink_eld.eld_buffer, ELD_MAX_SIZE);
359
360         return 0;
361 }
362
363 static struct snd_kcontrol_new eld_bytes_ctl = {
364         .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
365         .iface = SNDRV_CTL_ELEM_IFACE_PCM,
366         .name = "ELD",
367         .info = hdmi_eld_ctl_info,
368         .get = hdmi_eld_ctl_get,
369 };
370
371 static int hdmi_create_eld_ctl(struct hda_codec *codec, int pin_idx,
372                         int device)
373 {
374         struct snd_kcontrol *kctl;
375         struct hdmi_spec *spec = codec->spec;
376         int err;
377
378         kctl = snd_ctl_new1(&eld_bytes_ctl, codec);
379         if (!kctl)
380                 return -ENOMEM;
381         kctl->private_value = pin_idx;
382         kctl->id.device = device;
383
384         err = snd_hda_ctl_add(codec, spec->pins[pin_idx].pin_nid, kctl);
385         if (err < 0)
386                 return err;
387
388         return 0;
389 }
390
391 #ifdef BE_PARANOID
392 static void hdmi_get_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
393                                 int *packet_index, int *byte_index)
394 {
395         int val;
396
397         val = snd_hda_codec_read(codec, pin_nid, 0,
398                                  AC_VERB_GET_HDMI_DIP_INDEX, 0);
399
400         *packet_index = val >> 5;
401         *byte_index = val & 0x1f;
402 }
403 #endif
404
405 static void hdmi_set_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
406                                 int packet_index, int byte_index)
407 {
408         int val;
409
410         val = (packet_index << 5) | (byte_index & 0x1f);
411
412         snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_INDEX, val);
413 }
414
415 static void hdmi_write_dip_byte(struct hda_codec *codec, hda_nid_t pin_nid,
416                                 unsigned char val)
417 {
418         snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_DATA, val);
419 }
420
421 static void hdmi_init_pin(struct hda_codec *codec, hda_nid_t pin_nid)
422 {
423         /* Unmute */
424         if (get_wcaps(codec, pin_nid) & AC_WCAP_OUT_AMP)
425                 snd_hda_codec_write(codec, pin_nid, 0,
426                                 AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE);
427         /* Disable pin out until stream is active*/
428         snd_hda_codec_write(codec, pin_nid, 0,
429                             AC_VERB_SET_PIN_WIDGET_CONTROL, 0);
430 }
431
432 static int hdmi_get_channel_count(struct hda_codec *codec, hda_nid_t cvt_nid)
433 {
434         return 1 + snd_hda_codec_read(codec, cvt_nid, 0,
435                                         AC_VERB_GET_CVT_CHAN_COUNT, 0);
436 }
437
438 static void hdmi_set_channel_count(struct hda_codec *codec,
439                                    hda_nid_t cvt_nid, int chs)
440 {
441         if (chs != hdmi_get_channel_count(codec, cvt_nid))
442                 snd_hda_codec_write(codec, cvt_nid, 0,
443                                     AC_VERB_SET_CVT_CHAN_COUNT, chs - 1);
444 }
445
446
447 /*
448  * Channel mapping routines
449  */
450
451 /*
452  * Compute derived values in channel_allocations[].
453  */
454 static void init_channel_allocations(void)
455 {
456         int i, j;
457         struct cea_channel_speaker_allocation *p;
458
459         for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
460                 p = channel_allocations + i;
461                 p->channels = 0;
462                 p->spk_mask = 0;
463                 for (j = 0; j < ARRAY_SIZE(p->speakers); j++)
464                         if (p->speakers[j]) {
465                                 p->channels++;
466                                 p->spk_mask |= p->speakers[j];
467                         }
468         }
469 }
470
471 /*
472  * The transformation takes two steps:
473  *
474  *      eld->spk_alloc => (eld_speaker_allocation_bits[]) => spk_mask
475  *            spk_mask => (channel_allocations[])         => ai->CA
476  *
477  * TODO: it could select the wrong CA from multiple candidates.
478 */
479 static int hdmi_channel_allocation(struct hdmi_eld *eld, int channels)
480 {
481         int i;
482         int ca = 0;
483         int spk_mask = 0;
484         char buf[SND_PRINT_CHANNEL_ALLOCATION_ADVISED_BUFSIZE];
485
486         /*
487          * CA defaults to 0 for basic stereo audio
488          */
489         if (channels <= 2)
490                 return 0;
491
492         /*
493          * expand ELD's speaker allocation mask
494          *
495          * ELD tells the speaker mask in a compact(paired) form,
496          * expand ELD's notions to match the ones used by Audio InfoFrame.
497          */
498         for (i = 0; i < ARRAY_SIZE(eld_speaker_allocation_bits); i++) {
499                 if (eld->spk_alloc & (1 << i))
500                         spk_mask |= eld_speaker_allocation_bits[i];
501         }
502
503         /* search for the first working match in the CA table */
504         for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
505                 if (channels == channel_allocations[i].channels &&
506                     (spk_mask & channel_allocations[i].spk_mask) ==
507                                 channel_allocations[i].spk_mask) {
508                         ca = channel_allocations[i].ca_index;
509                         break;
510                 }
511         }
512
513         snd_print_channel_allocation(eld->spk_alloc, buf, sizeof(buf));
514         snd_printdd("HDMI: select CA 0x%x for %d-channel allocation: %s\n",
515                     ca, channels, buf);
516
517         return ca;
518 }
519
520 static void hdmi_debug_channel_mapping(struct hda_codec *codec,
521                                        hda_nid_t pin_nid)
522 {
523 #ifdef CONFIG_SND_DEBUG_VERBOSE
524         int i;
525         int slot;
526
527         for (i = 0; i < 8; i++) {
528                 slot = snd_hda_codec_read(codec, pin_nid, 0,
529                                                 AC_VERB_GET_HDMI_CHAN_SLOT, i);
530                 printk(KERN_DEBUG "HDMI: ASP channel %d => slot %d\n",
531                                                 slot >> 4, slot & 0xf);
532         }
533 #endif
534 }
535
536
537 static void hdmi_setup_channel_mapping(struct hda_codec *codec,
538                                        hda_nid_t pin_nid,
539                                        int ca)
540 {
541         int i;
542         int err;
543
544         if (hdmi_channel_mapping[ca][1] == 0) {
545                 for (i = 0; i < channel_allocations[ca].channels; i++)
546                         hdmi_channel_mapping[ca][i] = i | (i << 4);
547                 for (; i < 8; i++)
548                         hdmi_channel_mapping[ca][i] = 0xf | (i << 4);
549         }
550
551         for (i = 0; i < 8; i++) {
552                 err = snd_hda_codec_write(codec, pin_nid, 0,
553                                           AC_VERB_SET_HDMI_CHAN_SLOT,
554                                           hdmi_channel_mapping[ca][i]);
555                 if (err) {
556                         snd_printdd(KERN_NOTICE
557                                     "HDMI: channel mapping failed\n");
558                         break;
559                 }
560         }
561
562         hdmi_debug_channel_mapping(codec, pin_nid);
563 }
564
565
566 /*
567  * Audio InfoFrame routines
568  */
569
570 /*
571  * Enable Audio InfoFrame Transmission
572  */
573 static void hdmi_start_infoframe_trans(struct hda_codec *codec,
574                                        hda_nid_t pin_nid)
575 {
576         hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
577         snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
578                                                 AC_DIPXMIT_BEST);
579 }
580
581 /*
582  * Disable Audio InfoFrame Transmission
583  */
584 static void hdmi_stop_infoframe_trans(struct hda_codec *codec,
585                                       hda_nid_t pin_nid)
586 {
587         hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
588         snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
589                                                 AC_DIPXMIT_DISABLE);
590 }
591
592 static void hdmi_debug_dip_size(struct hda_codec *codec, hda_nid_t pin_nid)
593 {
594 #ifdef CONFIG_SND_DEBUG_VERBOSE
595         int i;
596         int size;
597
598         size = snd_hdmi_get_eld_size(codec, pin_nid);
599         printk(KERN_DEBUG "HDMI: ELD buf size is %d\n", size);
600
601         for (i = 0; i < 8; i++) {
602                 size = snd_hda_codec_read(codec, pin_nid, 0,
603                                                 AC_VERB_GET_HDMI_DIP_SIZE, i);
604                 printk(KERN_DEBUG "HDMI: DIP GP[%d] buf size is %d\n", i, size);
605         }
606 #endif
607 }
608
609 static void hdmi_clear_dip_buffers(struct hda_codec *codec, hda_nid_t pin_nid)
610 {
611 #ifdef BE_PARANOID
612         int i, j;
613         int size;
614         int pi, bi;
615         for (i = 0; i < 8; i++) {
616                 size = snd_hda_codec_read(codec, pin_nid, 0,
617                                                 AC_VERB_GET_HDMI_DIP_SIZE, i);
618                 if (size == 0)
619                         continue;
620
621                 hdmi_set_dip_index(codec, pin_nid, i, 0x0);
622                 for (j = 1; j < 1000; j++) {
623                         hdmi_write_dip_byte(codec, pin_nid, 0x0);
624                         hdmi_get_dip_index(codec, pin_nid, &pi, &bi);
625                         if (pi != i)
626                                 snd_printd(KERN_INFO "dip index %d: %d != %d\n",
627                                                 bi, pi, i);
628                         if (bi == 0) /* byte index wrapped around */
629                                 break;
630                 }
631                 snd_printd(KERN_INFO
632                         "HDMI: DIP GP[%d] buf reported size=%d, written=%d\n",
633                         i, size, j);
634         }
635 #endif
636 }
637
638 static void hdmi_checksum_audio_infoframe(struct hdmi_audio_infoframe *hdmi_ai)
639 {
640         u8 *bytes = (u8 *)hdmi_ai;
641         u8 sum = 0;
642         int i;
643
644         hdmi_ai->checksum = 0;
645
646         for (i = 0; i < sizeof(*hdmi_ai); i++)
647                 sum += bytes[i];
648
649         hdmi_ai->checksum = -sum;
650 }
651
652 static void hdmi_fill_audio_infoframe(struct hda_codec *codec,
653                                       hda_nid_t pin_nid,
654                                       u8 *dip, int size)
655 {
656         int i;
657
658         hdmi_debug_dip_size(codec, pin_nid);
659         hdmi_clear_dip_buffers(codec, pin_nid); /* be paranoid */
660
661         hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
662         for (i = 0; i < size; i++)
663                 hdmi_write_dip_byte(codec, pin_nid, dip[i]);
664 }
665
666 static bool hdmi_infoframe_uptodate(struct hda_codec *codec, hda_nid_t pin_nid,
667                                     u8 *dip, int size)
668 {
669         u8 val;
670         int i;
671
672         if (snd_hda_codec_read(codec, pin_nid, 0, AC_VERB_GET_HDMI_DIP_XMIT, 0)
673                                                             != AC_DIPXMIT_BEST)
674                 return false;
675
676         hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
677         for (i = 0; i < size; i++) {
678                 val = snd_hda_codec_read(codec, pin_nid, 0,
679                                          AC_VERB_GET_HDMI_DIP_DATA, 0);
680                 if (val != dip[i])
681                         return false;
682         }
683
684         return true;
685 }
686
687 static void hdmi_setup_audio_infoframe(struct hda_codec *codec, int pin_idx,
688                                         struct snd_pcm_substream *substream)
689 {
690         struct hdmi_spec *spec = codec->spec;
691         struct hdmi_spec_per_pin *per_pin = &spec->pins[pin_idx];
692         hda_nid_t pin_nid = per_pin->pin_nid;
693         int channels = substream->runtime->channels;
694         struct hdmi_eld *eld;
695         int ca;
696         union audio_infoframe ai;
697
698         eld = &spec->pins[pin_idx].sink_eld;
699         if (!eld->monitor_present)
700                 return;
701
702         ca = hdmi_channel_allocation(eld, channels);
703
704         memset(&ai, 0, sizeof(ai));
705         if (eld->conn_type == 0) { /* HDMI */
706                 struct hdmi_audio_infoframe *hdmi_ai = &ai.hdmi;
707
708                 hdmi_ai->type           = 0x84;
709                 hdmi_ai->ver            = 0x01;
710                 hdmi_ai->len            = 0x0a;
711                 hdmi_ai->CC02_CT47      = channels - 1;
712                 hdmi_ai->CA             = ca;
713                 hdmi_checksum_audio_infoframe(hdmi_ai);
714         } else if (eld->conn_type == 1) { /* DisplayPort */
715                 struct dp_audio_infoframe *dp_ai = &ai.dp;
716
717                 dp_ai->type             = 0x84;
718                 dp_ai->len              = 0x1b;
719                 dp_ai->ver              = 0x11 << 2;
720                 dp_ai->CC02_CT47        = channels - 1;
721                 dp_ai->CA               = ca;
722         } else {
723                 snd_printd("HDMI: unknown connection type at pin %d\n",
724                             pin_nid);
725                 return;
726         }
727
728         /*
729          * sizeof(ai) is used instead of sizeof(*hdmi_ai) or
730          * sizeof(*dp_ai) to avoid partial match/update problems when
731          * the user switches between HDMI/DP monitors.
732          */
733         if (!hdmi_infoframe_uptodate(codec, pin_nid, ai.bytes,
734                                         sizeof(ai))) {
735                 snd_printdd("hdmi_setup_audio_infoframe: "
736                             "pin=%d channels=%d\n",
737                             pin_nid,
738                             channels);
739                 hdmi_setup_channel_mapping(codec, pin_nid, ca);
740                 hdmi_stop_infoframe_trans(codec, pin_nid);
741                 hdmi_fill_audio_infoframe(codec, pin_nid,
742                                             ai.bytes, sizeof(ai));
743                 hdmi_start_infoframe_trans(codec, pin_nid);
744         }
745 }
746
747
748 /*
749  * Unsolicited events
750  */
751
752 static void hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, bool retry);
753
754 static void hdmi_intrinsic_event(struct hda_codec *codec, unsigned int res)
755 {
756         struct hdmi_spec *spec = codec->spec;
757         int pin_nid = res >> AC_UNSOL_RES_TAG_SHIFT;
758         int pd = !!(res & AC_UNSOL_RES_PD);
759         int eldv = !!(res & AC_UNSOL_RES_ELDV);
760         int pin_idx;
761
762         printk(KERN_INFO
763                 "HDMI hot plug event: Codec=%d Pin=%d Presence_Detect=%d ELD_Valid=%d\n",
764                 codec->addr, pin_nid, pd, eldv);
765
766         pin_idx = pin_nid_to_pin_index(spec, pin_nid);
767         if (pin_idx < 0)
768                 return;
769
770         snd_hda_jack_set_dirty(codec, pin_nid);
771         hdmi_present_sense(&spec->pins[pin_idx], true);
772 }
773
774 static void hdmi_non_intrinsic_event(struct hda_codec *codec, unsigned int res)
775 {
776         int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
777         int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
778         int cp_state = !!(res & AC_UNSOL_RES_CP_STATE);
779         int cp_ready = !!(res & AC_UNSOL_RES_CP_READY);
780
781         printk(KERN_INFO
782                 "HDMI CP event: CODEC=%d PIN=%d SUBTAG=0x%x CP_STATE=%d CP_READY=%d\n",
783                 codec->addr,
784                 tag,
785                 subtag,
786                 cp_state,
787                 cp_ready);
788
789         /* TODO */
790         if (cp_state)
791                 ;
792         if (cp_ready)
793                 ;
794 }
795
796
797 static void hdmi_unsol_event(struct hda_codec *codec, unsigned int res)
798 {
799         struct hdmi_spec *spec = codec->spec;
800         int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
801         int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
802
803         if (pin_nid_to_pin_index(spec, tag) < 0) {
804                 snd_printd(KERN_INFO "Unexpected HDMI event tag 0x%x\n", tag);
805                 return;
806         }
807
808         if (subtag == 0)
809                 hdmi_intrinsic_event(codec, res);
810         else
811                 hdmi_non_intrinsic_event(codec, res);
812 }
813
814 /*
815  * Callbacks
816  */
817
818 /* HBR should be Non-PCM, 8 channels */
819 #define is_hbr_format(format) \
820         ((format & AC_FMT_TYPE_NON_PCM) && (format & AC_FMT_CHAN_MASK) == 7)
821
822 static int hdmi_setup_stream(struct hda_codec *codec, hda_nid_t cvt_nid,
823                               hda_nid_t pin_nid, u32 stream_tag, int format)
824 {
825         int pinctl;
826         int new_pinctl = 0;
827
828         if (snd_hda_query_pin_caps(codec, pin_nid) & AC_PINCAP_HBR) {
829                 pinctl = snd_hda_codec_read(codec, pin_nid, 0,
830                                             AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
831
832                 new_pinctl = pinctl & ~AC_PINCTL_EPT;
833                 if (is_hbr_format(format))
834                         new_pinctl |= AC_PINCTL_EPT_HBR;
835                 else
836                         new_pinctl |= AC_PINCTL_EPT_NATIVE;
837
838                 snd_printdd("hdmi_setup_stream: "
839                             "NID=0x%x, %spinctl=0x%x\n",
840                             pin_nid,
841                             pinctl == new_pinctl ? "" : "new-",
842                             new_pinctl);
843
844                 if (pinctl != new_pinctl)
845                         snd_hda_codec_write(codec, pin_nid, 0,
846                                             AC_VERB_SET_PIN_WIDGET_CONTROL,
847                                             new_pinctl);
848
849         }
850         if (is_hbr_format(format) && !new_pinctl) {
851                 snd_printdd("hdmi_setup_stream: HBR is not supported\n");
852                 return -EINVAL;
853         }
854
855         snd_hda_codec_setup_stream(codec, cvt_nid, stream_tag, 0, format);
856         return 0;
857 }
858
859 /*
860  * HDA PCM callbacks
861  */
862 static int hdmi_pcm_open(struct hda_pcm_stream *hinfo,
863                          struct hda_codec *codec,
864                          struct snd_pcm_substream *substream)
865 {
866         struct hdmi_spec *spec = codec->spec;
867         struct snd_pcm_runtime *runtime = substream->runtime;
868         int pin_idx, cvt_idx, mux_idx = 0;
869         struct hdmi_spec_per_pin *per_pin;
870         struct hdmi_eld *eld;
871         struct hdmi_spec_per_cvt *per_cvt = NULL;
872         int pinctl;
873
874         /* Validate hinfo */
875         pin_idx = hinfo_to_pin_index(spec, hinfo);
876         if (snd_BUG_ON(pin_idx < 0))
877                 return -EINVAL;
878         per_pin = &spec->pins[pin_idx];
879         eld = &per_pin->sink_eld;
880
881         /* Dynamically assign converter to stream */
882         for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
883                 per_cvt = &spec->cvts[cvt_idx];
884
885                 /* Must not already be assigned */
886                 if (per_cvt->assigned)
887                         continue;
888                 /* Must be in pin's mux's list of converters */
889                 for (mux_idx = 0; mux_idx < per_pin->num_mux_nids; mux_idx++)
890                         if (per_pin->mux_nids[mux_idx] == per_cvt->cvt_nid)
891                                 break;
892                 /* Not in mux list */
893                 if (mux_idx == per_pin->num_mux_nids)
894                         continue;
895                 break;
896         }
897         /* No free converters */
898         if (cvt_idx == spec->num_cvts)
899                 return -ENODEV;
900
901         /* Claim converter */
902         per_cvt->assigned = 1;
903         hinfo->nid = per_cvt->cvt_nid;
904
905         snd_hda_codec_write(codec, per_pin->pin_nid, 0,
906                             AC_VERB_SET_CONNECT_SEL,
907                             mux_idx);
908         pinctl = snd_hda_codec_read(codec, per_pin->pin_nid, 0,
909                                     AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
910         snd_hda_codec_write(codec, per_pin->pin_nid, 0,
911                             AC_VERB_SET_PIN_WIDGET_CONTROL,
912                             pinctl | PIN_OUT);
913         snd_hda_spdif_ctls_assign(codec, pin_idx, per_cvt->cvt_nid);
914
915         /* Initially set the converter's capabilities */
916         hinfo->channels_min = per_cvt->channels_min;
917         hinfo->channels_max = per_cvt->channels_max;
918         hinfo->rates = per_cvt->rates;
919         hinfo->formats = per_cvt->formats;
920         hinfo->maxbps = per_cvt->maxbps;
921
922         /* Restrict capabilities by ELD if this isn't disabled */
923         if (!static_hdmi_pcm && eld->eld_valid) {
924                 snd_hdmi_eld_update_pcm_info(eld, hinfo);
925                 if (hinfo->channels_min > hinfo->channels_max ||
926                     !hinfo->rates || !hinfo->formats)
927                         return -ENODEV;
928         }
929
930         /* Store the updated parameters */
931         runtime->hw.channels_min = hinfo->channels_min;
932         runtime->hw.channels_max = hinfo->channels_max;
933         runtime->hw.formats = hinfo->formats;
934         runtime->hw.rates = hinfo->rates;
935
936         snd_pcm_hw_constraint_step(substream->runtime, 0,
937                                    SNDRV_PCM_HW_PARAM_CHANNELS, 2);
938         return 0;
939 }
940
941 /*
942  * HDA/HDMI auto parsing
943  */
944 static int hdmi_read_pin_conn(struct hda_codec *codec, int pin_idx)
945 {
946         struct hdmi_spec *spec = codec->spec;
947         struct hdmi_spec_per_pin *per_pin = &spec->pins[pin_idx];
948         hda_nid_t pin_nid = per_pin->pin_nid;
949
950         if (!(get_wcaps(codec, pin_nid) & AC_WCAP_CONN_LIST)) {
951                 snd_printk(KERN_WARNING
952                            "HDMI: pin %d wcaps %#x "
953                            "does not support connection list\n",
954                            pin_nid, get_wcaps(codec, pin_nid));
955                 return -EINVAL;
956         }
957
958         per_pin->num_mux_nids = snd_hda_get_connections(codec, pin_nid,
959                                                         per_pin->mux_nids,
960                                                         HDA_MAX_CONNECTIONS);
961
962         return 0;
963 }
964
965 static void hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, bool retry)
966 {
967         struct hda_codec *codec = per_pin->codec;
968         struct hdmi_eld *eld = &per_pin->sink_eld;
969         hda_nid_t pin_nid = per_pin->pin_nid;
970         /*
971          * Always execute a GetPinSense verb here, even when called from
972          * hdmi_intrinsic_event; for some NVIDIA HW, the unsolicited
973          * response's PD bit is not the real PD value, but indicates that
974          * the real PD value changed. An older version of the HD-audio
975          * specification worked this way. Hence, we just ignore the data in
976          * the unsolicited response to avoid custom WARs.
977          */
978         int present = snd_hda_pin_sense(codec, pin_nid);
979         bool eld_valid = false;
980
981         memset(eld, 0, offsetof(struct hdmi_eld, eld_buffer));
982
983         eld->monitor_present    = !!(present & AC_PINSENSE_PRESENCE);
984         if (eld->monitor_present)
985                 eld_valid       = !!(present & AC_PINSENSE_ELDV);
986
987         printk(KERN_INFO
988                 "HDMI status: Codec=%d Pin=%d Presence_Detect=%d ELD_Valid=%d\n",
989                 codec->addr, pin_nid, eld->monitor_present, eld_valid);
990
991         if (eld_valid) {
992                 if (!snd_hdmi_get_eld(eld, codec, pin_nid))
993                         snd_hdmi_show_eld(eld);
994                 else if (retry) {
995                         queue_delayed_work(codec->bus->workq,
996                                            &per_pin->work,
997                                            msecs_to_jiffies(300));
998                 }
999         }
1000
1001         snd_hda_input_jack_report(codec, pin_nid);
1002 }
1003
1004 static void hdmi_repoll_eld(struct work_struct *work)
1005 {
1006         struct hdmi_spec_per_pin *per_pin =
1007         container_of(to_delayed_work(work), struct hdmi_spec_per_pin, work);
1008
1009         hdmi_present_sense(per_pin, false);
1010 }
1011
1012 static int hdmi_add_pin(struct hda_codec *codec, hda_nid_t pin_nid)
1013 {
1014         struct hdmi_spec *spec = codec->spec;
1015         unsigned int caps, config;
1016         int pin_idx;
1017         struct hdmi_spec_per_pin *per_pin;
1018         int err;
1019
1020         caps = snd_hda_param_read(codec, pin_nid, AC_PAR_PIN_CAP);
1021         if (!(caps & (AC_PINCAP_HDMI | AC_PINCAP_DP)))
1022                 return 0;
1023
1024         config = snd_hda_codec_read(codec, pin_nid, 0,
1025                                 AC_VERB_GET_CONFIG_DEFAULT, 0);
1026         if (get_defcfg_connect(config) == AC_JACK_PORT_NONE)
1027                 return 0;
1028
1029         if (snd_BUG_ON(spec->num_pins >= MAX_HDMI_PINS))
1030                 return -E2BIG;
1031
1032         pin_idx = spec->num_pins;
1033         per_pin = &spec->pins[pin_idx];
1034
1035         per_pin->pin_nid = pin_nid;
1036
1037         err = hdmi_read_pin_conn(codec, pin_idx);
1038         if (err < 0)
1039                 return err;
1040
1041         spec->num_pins++;
1042
1043         return 0;
1044 }
1045
1046 static int hdmi_add_cvt(struct hda_codec *codec, hda_nid_t cvt_nid)
1047 {
1048         struct hdmi_spec *spec = codec->spec;
1049         int cvt_idx;
1050         struct hdmi_spec_per_cvt *per_cvt;
1051         unsigned int chans;
1052         int err;
1053
1054         if (snd_BUG_ON(spec->num_cvts >= MAX_HDMI_CVTS))
1055                 return -E2BIG;
1056
1057         chans = get_wcaps(codec, cvt_nid);
1058         chans = get_wcaps_channels(chans);
1059
1060         cvt_idx = spec->num_cvts;
1061         per_cvt = &spec->cvts[cvt_idx];
1062
1063         per_cvt->cvt_nid = cvt_nid;
1064         per_cvt->channels_min = 2;
1065         if (chans <= 16)
1066                 per_cvt->channels_max = chans;
1067
1068         err = snd_hda_query_supported_pcm(codec, cvt_nid,
1069                                           &per_cvt->rates,
1070                                           &per_cvt->formats,
1071                                           &per_cvt->maxbps);
1072         if (err < 0)
1073                 return err;
1074
1075         spec->num_cvts++;
1076
1077         return 0;
1078 }
1079
1080 static int hdmi_parse_codec(struct hda_codec *codec)
1081 {
1082         hda_nid_t nid;
1083         int i, nodes;
1084
1085         nodes = snd_hda_get_sub_nodes(codec, codec->afg, &nid);
1086         if (!nid || nodes < 0) {
1087                 snd_printk(KERN_WARNING "HDMI: failed to get afg sub nodes\n");
1088                 return -EINVAL;
1089         }
1090
1091         for (i = 0; i < nodes; i++, nid++) {
1092                 unsigned int caps;
1093                 unsigned int type;
1094
1095                 caps = snd_hda_param_read(codec, nid, AC_PAR_AUDIO_WIDGET_CAP);
1096                 type = get_wcaps_type(caps);
1097
1098                 if (!(caps & AC_WCAP_DIGITAL))
1099                         continue;
1100
1101                 switch (type) {
1102                 case AC_WID_AUD_OUT:
1103                         hdmi_add_cvt(codec, nid);
1104                         break;
1105                 case AC_WID_PIN:
1106                         hdmi_add_pin(codec, nid);
1107                         break;
1108                 }
1109         }
1110
1111         /*
1112          * G45/IbexPeak don't support EPSS: the unsolicited pin hot plug event
1113          * can be lost and presence sense verb will become inaccurate if the
1114          * HDA link is powered off at hot plug or hw initialization time.
1115          */
1116 #ifdef CONFIG_SND_HDA_POWER_SAVE
1117         if (!(snd_hda_param_read(codec, codec->afg, AC_PAR_POWER_STATE) &
1118               AC_PWRST_EPSS))
1119                 codec->bus->power_keep_link_on = 1;
1120 #endif
1121
1122         return 0;
1123 }
1124
1125 /*
1126  */
1127 static char *generic_hdmi_pcm_names[MAX_HDMI_PINS] = {
1128         "HDMI 0",
1129         "HDMI 1",
1130         "HDMI 2",
1131         "HDMI 3",
1132 };
1133
1134 /*
1135  * HDMI callbacks
1136  */
1137
1138 static int generic_hdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
1139                                            struct hda_codec *codec,
1140                                            unsigned int stream_tag,
1141                                            unsigned int format,
1142                                            struct snd_pcm_substream *substream)
1143 {
1144         hda_nid_t cvt_nid = hinfo->nid;
1145         struct hdmi_spec *spec = codec->spec;
1146         int pin_idx = hinfo_to_pin_index(spec, hinfo);
1147         hda_nid_t pin_nid = spec->pins[pin_idx].pin_nid;
1148
1149         hdmi_set_channel_count(codec, cvt_nid, substream->runtime->channels);
1150
1151         hdmi_setup_audio_infoframe(codec, pin_idx, substream);
1152
1153         return hdmi_setup_stream(codec, cvt_nid, pin_nid, stream_tag, format);
1154 }
1155
1156 static int generic_hdmi_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
1157                                              struct hda_codec *codec,
1158                                              struct snd_pcm_substream *substream)
1159 {
1160         struct hdmi_spec *spec = codec->spec;
1161         int cvt_idx, pin_idx;
1162         struct hdmi_spec_per_cvt *per_cvt;
1163         struct hdmi_spec_per_pin *per_pin;
1164         int pinctl;
1165
1166         snd_hda_codec_cleanup_stream(codec, hinfo->nid);
1167
1168         if (hinfo->nid) {
1169                 cvt_idx = cvt_nid_to_cvt_index(spec, hinfo->nid);
1170                 if (snd_BUG_ON(cvt_idx < 0))
1171                         return -EINVAL;
1172                 per_cvt = &spec->cvts[cvt_idx];
1173
1174                 snd_BUG_ON(!per_cvt->assigned);
1175                 per_cvt->assigned = 0;
1176                 hinfo->nid = 0;
1177
1178                 pin_idx = hinfo_to_pin_index(spec, hinfo);
1179                 if (snd_BUG_ON(pin_idx < 0))
1180                         return -EINVAL;
1181                 per_pin = &spec->pins[pin_idx];
1182
1183                 pinctl = snd_hda_codec_read(codec, per_pin->pin_nid, 0,
1184                                             AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
1185                 snd_hda_codec_write(codec, per_pin->pin_nid, 0,
1186                                     AC_VERB_SET_PIN_WIDGET_CONTROL,
1187                                     pinctl & ~PIN_OUT);
1188                 snd_hda_spdif_ctls_unassign(codec, pin_idx);
1189         }
1190
1191         return 0;
1192 }
1193
1194 static const struct hda_pcm_ops generic_ops = {
1195         .open = hdmi_pcm_open,
1196         .prepare = generic_hdmi_playback_pcm_prepare,
1197         .cleanup = generic_hdmi_playback_pcm_cleanup,
1198 };
1199
1200 static int generic_hdmi_build_pcms(struct hda_codec *codec)
1201 {
1202         struct hdmi_spec *spec = codec->spec;
1203         int pin_idx;
1204
1205         for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1206                 struct hda_pcm *info;
1207                 struct hda_pcm_stream *pstr;
1208
1209                 info = &spec->pcm_rec[pin_idx];
1210                 info->name = generic_hdmi_pcm_names[pin_idx];
1211                 info->pcm_type = HDA_PCM_TYPE_HDMI;
1212
1213                 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
1214                 pstr->substreams = 1;
1215                 pstr->ops = generic_ops;
1216                 /* other pstr fields are set in open */
1217         }
1218
1219         codec->num_pcms = spec->num_pins;
1220         codec->pcm_info = spec->pcm_rec;
1221
1222         return 0;
1223 }
1224
1225 static int generic_hdmi_build_jack(struct hda_codec *codec, int pin_idx)
1226 {
1227         int err;
1228         char hdmi_str[32];
1229         struct hdmi_spec *spec = codec->spec;
1230         struct hdmi_spec_per_pin *per_pin = &spec->pins[pin_idx];
1231         int pcmdev = spec->pcm_rec[pin_idx].device;
1232
1233         snprintf(hdmi_str, sizeof(hdmi_str), "HDMI/DP,pcm=%d", pcmdev);
1234
1235         err = snd_hda_input_jack_add(codec, per_pin->pin_nid,
1236                              SND_JACK_VIDEOOUT, pcmdev > 0 ? hdmi_str : NULL);
1237         if (err < 0)
1238                 return err;
1239
1240         hdmi_present_sense(per_pin, false);
1241         return 0;
1242 }
1243
1244 static int generic_hdmi_build_controls(struct hda_codec *codec)
1245 {
1246         struct hdmi_spec *spec = codec->spec;
1247         int err;
1248         int pin_idx;
1249
1250         for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1251                 struct hdmi_spec_per_pin *per_pin = &spec->pins[pin_idx];
1252
1253                 err = generic_hdmi_build_jack(codec, pin_idx);
1254                 if (err < 0)
1255                         return err;
1256
1257                 err = snd_hda_create_spdif_out_ctls(codec,
1258                                                     per_pin->pin_nid,
1259                                                     per_pin->mux_nids[0]);
1260                 if (err < 0)
1261                         return err;
1262                 snd_hda_spdif_ctls_unassign(codec, pin_idx);
1263
1264                 /* add control for ELD Bytes */
1265                 err = hdmi_create_eld_ctl(codec,
1266                                         pin_idx,
1267                                         spec->pcm_rec[pin_idx].device);
1268
1269                 if (err < 0)
1270                         return err;
1271         }
1272
1273         return 0;
1274 }
1275
1276 static int generic_hdmi_init(struct hda_codec *codec)
1277 {
1278         struct hdmi_spec *spec = codec->spec;
1279         int pin_idx;
1280
1281         for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1282                 struct hdmi_spec_per_pin *per_pin = &spec->pins[pin_idx];
1283                 hda_nid_t pin_nid = per_pin->pin_nid;
1284                 struct hdmi_eld *eld = &per_pin->sink_eld;
1285
1286                 hdmi_init_pin(codec, pin_nid);
1287                 snd_hda_jack_detect_enable(codec, pin_nid, pin_nid);
1288
1289                 per_pin->codec = codec;
1290                 INIT_DELAYED_WORK(&per_pin->work, hdmi_repoll_eld);
1291                 snd_hda_eld_proc_new(codec, eld, pin_idx);
1292         }
1293         return 0;
1294 }
1295
1296 static void generic_hdmi_free(struct hda_codec *codec)
1297 {
1298         struct hdmi_spec *spec = codec->spec;
1299         int pin_idx;
1300
1301         for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1302                 struct hdmi_spec_per_pin *per_pin = &spec->pins[pin_idx];
1303                 struct hdmi_eld *eld = &per_pin->sink_eld;
1304
1305                 cancel_delayed_work(&per_pin->work);
1306                 snd_hda_eld_proc_free(codec, eld);
1307         }
1308         snd_hda_input_jack_free(codec);
1309
1310         flush_workqueue(codec->bus->workq);
1311         kfree(spec);
1312 }
1313
1314 static const struct hda_codec_ops generic_hdmi_patch_ops = {
1315         .init                   = generic_hdmi_init,
1316         .free                   = generic_hdmi_free,
1317         .build_pcms             = generic_hdmi_build_pcms,
1318         .build_controls         = generic_hdmi_build_controls,
1319         .unsol_event            = hdmi_unsol_event,
1320 };
1321
1322 static int patch_generic_hdmi(struct hda_codec *codec)
1323 {
1324         struct hdmi_spec *spec;
1325
1326         spec = kzalloc(sizeof(*spec), GFP_KERNEL);
1327         if (spec == NULL)
1328                 return -ENOMEM;
1329
1330         codec->spec = spec;
1331         if (hdmi_parse_codec(codec) < 0) {
1332                 codec->spec = NULL;
1333                 kfree(spec);
1334                 return -EINVAL;
1335         }
1336         codec->patch_ops = generic_hdmi_patch_ops;
1337
1338         init_channel_allocations();
1339
1340         return 0;
1341 }
1342
1343 /*
1344  * Shared non-generic implementations
1345  */
1346
1347 static int simple_playback_build_pcms(struct hda_codec *codec)
1348 {
1349         struct hdmi_spec *spec = codec->spec;
1350         struct hda_pcm *info = spec->pcm_rec;
1351         int i;
1352
1353         codec->num_pcms = spec->num_cvts;
1354         codec->pcm_info = info;
1355
1356         for (i = 0; i < codec->num_pcms; i++, info++) {
1357                 unsigned int chans;
1358                 struct hda_pcm_stream *pstr;
1359
1360                 chans = get_wcaps(codec, spec->cvts[i].cvt_nid);
1361                 chans = get_wcaps_channels(chans);
1362
1363                 info->name = generic_hdmi_pcm_names[i];
1364                 info->pcm_type = HDA_PCM_TYPE_HDMI;
1365                 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
1366                 snd_BUG_ON(!spec->pcm_playback);
1367                 *pstr = *spec->pcm_playback;
1368                 pstr->nid = spec->cvts[i].cvt_nid;
1369                 if (pstr->channels_max <= 2 && chans && chans <= 16)
1370                         pstr->channels_max = chans;
1371         }
1372
1373         return 0;
1374 }
1375
1376 static int simple_playback_build_controls(struct hda_codec *codec)
1377 {
1378         struct hdmi_spec *spec = codec->spec;
1379         int err;
1380         int i;
1381
1382         for (i = 0; i < codec->num_pcms; i++) {
1383                 err = snd_hda_create_spdif_out_ctls(codec,
1384                                                     spec->cvts[i].cvt_nid,
1385                                                     spec->cvts[i].cvt_nid);
1386                 if (err < 0)
1387                         return err;
1388         }
1389
1390         return 0;
1391 }
1392
1393 static void simple_playback_free(struct hda_codec *codec)
1394 {
1395         struct hdmi_spec *spec = codec->spec;
1396
1397         kfree(spec);
1398 }
1399
1400 /*
1401  * Nvidia specific implementations
1402  */
1403
1404 #define Nv_VERB_SET_Channel_Allocation          0xF79
1405 #define Nv_VERB_SET_Info_Frame_Checksum         0xF7A
1406 #define Nv_VERB_SET_Audio_Protection_On         0xF98
1407 #define Nv_VERB_SET_Audio_Protection_Off        0xF99
1408
1409 #define nvhdmi_master_con_nid_7x        0x04
1410 #define nvhdmi_master_pin_nid_7x        0x05
1411
1412 static const hda_nid_t nvhdmi_con_nids_7x[4] = {
1413         /*front, rear, clfe, rear_surr */
1414         0x6, 0x8, 0xa, 0xc,
1415 };
1416
1417 static const struct hda_verb nvhdmi_basic_init_7x[] = {
1418         /* set audio protect on */
1419         { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
1420         /* enable digital output on pin widget */
1421         { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1422         { 0x7, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1423         { 0x9, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1424         { 0xb, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1425         { 0xd, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
1426         {} /* terminator */
1427 };
1428
1429 #ifdef LIMITED_RATE_FMT_SUPPORT
1430 /* support only the safe format and rate */
1431 #define SUPPORTED_RATES         SNDRV_PCM_RATE_48000
1432 #define SUPPORTED_MAXBPS        16
1433 #define SUPPORTED_FORMATS       SNDRV_PCM_FMTBIT_S16_LE
1434 #else
1435 /* support all rates and formats */
1436 #define SUPPORTED_RATES \
1437         (SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000 |\
1438         SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_176400 |\
1439          SNDRV_PCM_RATE_192000)
1440 #define SUPPORTED_MAXBPS        24
1441 #define SUPPORTED_FORMATS \
1442         (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE)
1443 #endif
1444
1445 static int nvhdmi_7x_init(struct hda_codec *codec)
1446 {
1447         snd_hda_sequence_write(codec, nvhdmi_basic_init_7x);
1448         return 0;
1449 }
1450
1451 static unsigned int channels_2_6_8[] = {
1452         2, 6, 8
1453 };
1454
1455 static unsigned int channels_2_8[] = {
1456         2, 8
1457 };
1458
1459 static struct snd_pcm_hw_constraint_list hw_constraints_2_6_8_channels = {
1460         .count = ARRAY_SIZE(channels_2_6_8),
1461         .list = channels_2_6_8,
1462         .mask = 0,
1463 };
1464
1465 static struct snd_pcm_hw_constraint_list hw_constraints_2_8_channels = {
1466         .count = ARRAY_SIZE(channels_2_8),
1467         .list = channels_2_8,
1468         .mask = 0,
1469 };
1470
1471 static int simple_playback_pcm_open(struct hda_pcm_stream *hinfo,
1472                                     struct hda_codec *codec,
1473                                     struct snd_pcm_substream *substream)
1474 {
1475         struct hdmi_spec *spec = codec->spec;
1476         struct snd_pcm_hw_constraint_list *hw_constraints_channels = NULL;
1477
1478         switch (codec->preset->id) {
1479         case 0x10de0002:
1480         case 0x10de0003:
1481         case 0x10de0005:
1482         case 0x10de0006:
1483                 hw_constraints_channels = &hw_constraints_2_8_channels;
1484                 break;
1485         case 0x10de0007:
1486                 hw_constraints_channels = &hw_constraints_2_6_8_channels;
1487                 break;
1488         default:
1489                 break;
1490         }
1491
1492         if (hw_constraints_channels != NULL) {
1493                 snd_pcm_hw_constraint_list(substream->runtime, 0,
1494                                 SNDRV_PCM_HW_PARAM_CHANNELS,
1495                                 hw_constraints_channels);
1496         } else {
1497                 snd_pcm_hw_constraint_step(substream->runtime, 0,
1498                                            SNDRV_PCM_HW_PARAM_CHANNELS, 2);
1499         }
1500
1501         return snd_hda_multi_out_dig_open(codec, &spec->multiout);
1502 }
1503
1504 static int simple_playback_pcm_close(struct hda_pcm_stream *hinfo,
1505                                      struct hda_codec *codec,
1506                                      struct snd_pcm_substream *substream)
1507 {
1508         struct hdmi_spec *spec = codec->spec;
1509         return snd_hda_multi_out_dig_close(codec, &spec->multiout);
1510 }
1511
1512 static int simple_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
1513                                        struct hda_codec *codec,
1514                                        unsigned int stream_tag,
1515                                        unsigned int format,
1516                                        struct snd_pcm_substream *substream)
1517 {
1518         struct hdmi_spec *spec = codec->spec;
1519         return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
1520                                              stream_tag, format, substream);
1521 }
1522
1523 static void nvhdmi_8ch_7x_set_info_frame_parameters(struct hda_codec *codec,
1524                                                     int channels)
1525 {
1526         unsigned int chanmask;
1527         int chan = channels ? (channels - 1) : 1;
1528
1529         switch (channels) {
1530         default:
1531         case 0:
1532         case 2:
1533                 chanmask = 0x00;
1534                 break;
1535         case 4:
1536                 chanmask = 0x08;
1537                 break;
1538         case 6:
1539                 chanmask = 0x0b;
1540                 break;
1541         case 8:
1542                 chanmask = 0x13;
1543                 break;
1544         }
1545
1546         /* Set the audio infoframe channel allocation and checksum fields.  The
1547          * channel count is computed implicitly by the hardware. */
1548         snd_hda_codec_write(codec, 0x1, 0,
1549                         Nv_VERB_SET_Channel_Allocation, chanmask);
1550
1551         snd_hda_codec_write(codec, 0x1, 0,
1552                         Nv_VERB_SET_Info_Frame_Checksum,
1553                         (0x71 - chan - chanmask));
1554 }
1555
1556 static int nvhdmi_8ch_7x_pcm_close(struct hda_pcm_stream *hinfo,
1557                                    struct hda_codec *codec,
1558                                    struct snd_pcm_substream *substream)
1559 {
1560         struct hdmi_spec *spec = codec->spec;
1561         int i;
1562
1563         snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x,
1564                         0, AC_VERB_SET_CHANNEL_STREAMID, 0);
1565         for (i = 0; i < 4; i++) {
1566                 /* set the stream id */
1567                 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
1568                                 AC_VERB_SET_CHANNEL_STREAMID, 0);
1569                 /* set the stream format */
1570                 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
1571                                 AC_VERB_SET_STREAM_FORMAT, 0);
1572         }
1573
1574         /* The audio hardware sends a channel count of 0x7 (8ch) when all the
1575          * streams are disabled. */
1576         nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
1577
1578         return snd_hda_multi_out_dig_close(codec, &spec->multiout);
1579 }
1580
1581 static int nvhdmi_8ch_7x_pcm_prepare(struct hda_pcm_stream *hinfo,
1582                                      struct hda_codec *codec,
1583                                      unsigned int stream_tag,
1584                                      unsigned int format,
1585                                      struct snd_pcm_substream *substream)
1586 {
1587         int chs;
1588         unsigned int dataDCC2, channel_id;
1589         int i;
1590         struct hdmi_spec *spec = codec->spec;
1591         struct hda_spdif_out *spdif =
1592                 snd_hda_spdif_out_of_nid(codec, spec->cvts[0].cvt_nid);
1593
1594         mutex_lock(&codec->spdif_mutex);
1595
1596         chs = substream->runtime->channels;
1597
1598         dataDCC2 = 0x2;
1599
1600         /* turn off SPDIF once; otherwise the IEC958 bits won't be updated */
1601         if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE))
1602                 snd_hda_codec_write(codec,
1603                                 nvhdmi_master_con_nid_7x,
1604                                 0,
1605                                 AC_VERB_SET_DIGI_CONVERT_1,
1606                                 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
1607
1608         /* set the stream id */
1609         snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
1610                         AC_VERB_SET_CHANNEL_STREAMID, (stream_tag << 4) | 0x0);
1611
1612         /* set the stream format */
1613         snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
1614                         AC_VERB_SET_STREAM_FORMAT, format);
1615
1616         /* turn on again (if needed) */
1617         /* enable and set the channel status audio/data flag */
1618         if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE)) {
1619                 snd_hda_codec_write(codec,
1620                                 nvhdmi_master_con_nid_7x,
1621                                 0,
1622                                 AC_VERB_SET_DIGI_CONVERT_1,
1623                                 spdif->ctls & 0xff);
1624                 snd_hda_codec_write(codec,
1625                                 nvhdmi_master_con_nid_7x,
1626                                 0,
1627                                 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
1628         }
1629
1630         for (i = 0; i < 4; i++) {
1631                 if (chs == 2)
1632                         channel_id = 0;
1633                 else
1634                         channel_id = i * 2;
1635
1636                 /* turn off SPDIF once;
1637                  *otherwise the IEC958 bits won't be updated
1638                  */
1639                 if (codec->spdif_status_reset &&
1640                 (spdif->ctls & AC_DIG1_ENABLE))
1641                         snd_hda_codec_write(codec,
1642                                 nvhdmi_con_nids_7x[i],
1643                                 0,
1644                                 AC_VERB_SET_DIGI_CONVERT_1,
1645                                 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
1646                 /* set the stream id */
1647                 snd_hda_codec_write(codec,
1648                                 nvhdmi_con_nids_7x[i],
1649                                 0,
1650                                 AC_VERB_SET_CHANNEL_STREAMID,
1651                                 (stream_tag << 4) | channel_id);
1652                 /* set the stream format */
1653                 snd_hda_codec_write(codec,
1654                                 nvhdmi_con_nids_7x[i],
1655                                 0,
1656                                 AC_VERB_SET_STREAM_FORMAT,
1657                                 format);
1658                 /* turn on again (if needed) */
1659                 /* enable and set the channel status audio/data flag */
1660                 if (codec->spdif_status_reset &&
1661                 (spdif->ctls & AC_DIG1_ENABLE)) {
1662                         snd_hda_codec_write(codec,
1663                                         nvhdmi_con_nids_7x[i],
1664                                         0,
1665                                         AC_VERB_SET_DIGI_CONVERT_1,
1666                                         spdif->ctls & 0xff);
1667                         snd_hda_codec_write(codec,
1668                                         nvhdmi_con_nids_7x[i],
1669                                         0,
1670                                         AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
1671                 }
1672         }
1673
1674         nvhdmi_8ch_7x_set_info_frame_parameters(codec, chs);
1675
1676         mutex_unlock(&codec->spdif_mutex);
1677         return 0;
1678 }
1679
1680 static const struct hda_pcm_stream nvhdmi_pcm_playback_8ch_7x = {
1681         .substreams = 1,
1682         .channels_min = 2,
1683         .channels_max = 8,
1684         .nid = nvhdmi_master_con_nid_7x,
1685         .rates = SUPPORTED_RATES,
1686         .maxbps = SUPPORTED_MAXBPS,
1687         .formats = SUPPORTED_FORMATS,
1688         .ops = {
1689                 .open = simple_playback_pcm_open,
1690                 .close = nvhdmi_8ch_7x_pcm_close,
1691                 .prepare = nvhdmi_8ch_7x_pcm_prepare
1692         },
1693 };
1694
1695 static const struct hda_pcm_stream nvhdmi_pcm_playback_2ch = {
1696         .substreams = 1,
1697         .channels_min = 2,
1698         .channels_max = 2,
1699         .nid = nvhdmi_master_con_nid_7x,
1700         .rates = SUPPORTED_RATES,
1701         .maxbps = SUPPORTED_MAXBPS,
1702         .formats = SUPPORTED_FORMATS,
1703         .ops = {
1704                 .open = simple_playback_pcm_open,
1705                 .close = simple_playback_pcm_close,
1706                 .prepare = simple_playback_pcm_prepare
1707         },
1708 };
1709
1710 static const struct hda_codec_ops nvhdmi_patch_ops_8ch_7x = {
1711         .build_controls = simple_playback_build_controls,
1712         .build_pcms = simple_playback_build_pcms,
1713         .init = nvhdmi_7x_init,
1714         .free = simple_playback_free,
1715 };
1716
1717 static const struct hda_codec_ops nvhdmi_patch_ops_2ch = {
1718         .build_controls = simple_playback_build_controls,
1719         .build_pcms = simple_playback_build_pcms,
1720         .init = nvhdmi_7x_init,
1721         .free = simple_playback_free,
1722 };
1723
1724 static int patch_nvhdmi_2ch(struct hda_codec *codec)
1725 {
1726         struct hdmi_spec *spec;
1727
1728         spec = kzalloc(sizeof(*spec), GFP_KERNEL);
1729         if (spec == NULL)
1730                 return -ENOMEM;
1731
1732         codec->spec = spec;
1733
1734         spec->multiout.num_dacs = 0;  /* no analog */
1735         spec->multiout.max_channels = 2;
1736         spec->multiout.dig_out_nid = nvhdmi_master_con_nid_7x;
1737         spec->num_cvts = 1;
1738         spec->cvts[0].cvt_nid = nvhdmi_master_con_nid_7x;
1739         spec->pcm_playback = &nvhdmi_pcm_playback_2ch;
1740
1741         codec->patch_ops = nvhdmi_patch_ops_2ch;
1742
1743         return 0;
1744 }
1745
1746 static int patch_nvhdmi_8ch_7x(struct hda_codec *codec)
1747 {
1748         struct hdmi_spec *spec;
1749         int err = patch_nvhdmi_2ch(codec);
1750
1751         if (err < 0)
1752                 return err;
1753         spec = codec->spec;
1754         spec->multiout.max_channels = 8;
1755         spec->pcm_playback = &nvhdmi_pcm_playback_8ch_7x;
1756         codec->patch_ops = nvhdmi_patch_ops_8ch_7x;
1757
1758         /* Initialize the audio infoframe channel mask and checksum to something
1759          * valid */
1760         nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
1761
1762         return 0;
1763 }
1764
1765 /*
1766  * ATI-specific implementations
1767  *
1768  * FIXME: we may omit the whole this and use the generic code once after
1769  * it's confirmed to work.
1770  */
1771
1772 #define ATIHDMI_CVT_NID         0x02    /* audio converter */
1773 #define ATIHDMI_PIN_NID         0x03    /* HDMI output pin */
1774
1775 static int atihdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
1776                                         struct hda_codec *codec,
1777                                         unsigned int stream_tag,
1778                                         unsigned int format,
1779                                         struct snd_pcm_substream *substream)
1780 {
1781         struct hdmi_spec *spec = codec->spec;
1782         int chans = substream->runtime->channels;
1783         int i, err;
1784
1785         err = simple_playback_pcm_prepare(hinfo, codec, stream_tag, format,
1786                                           substream);
1787         if (err < 0)
1788                 return err;
1789         snd_hda_codec_write(codec, spec->cvts[0].cvt_nid, 0,
1790                             AC_VERB_SET_CVT_CHAN_COUNT, chans - 1);
1791         /* FIXME: XXX */
1792         for (i = 0; i < chans; i++) {
1793                 snd_hda_codec_write(codec, spec->cvts[0].cvt_nid, 0,
1794                                     AC_VERB_SET_HDMI_CHAN_SLOT,
1795                                     (i << 4) | i);
1796         }
1797         return 0;
1798 }
1799
1800 static const struct hda_pcm_stream atihdmi_pcm_digital_playback = {
1801         .substreams = 1,
1802         .channels_min = 2,
1803         .channels_max = 2,
1804         .nid = ATIHDMI_CVT_NID,
1805         .ops = {
1806                 .open = simple_playback_pcm_open,
1807                 .close = simple_playback_pcm_close,
1808                 .prepare = atihdmi_playback_pcm_prepare
1809         },
1810 };
1811
1812 static const struct hda_verb atihdmi_basic_init[] = {
1813         /* enable digital output on pin widget */
1814         { 0x03, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT },
1815         {} /* terminator */
1816 };
1817
1818 static int atihdmi_init(struct hda_codec *codec)
1819 {
1820         struct hdmi_spec *spec = codec->spec;
1821
1822         snd_hda_sequence_write(codec, atihdmi_basic_init);
1823         /* SI codec requires to unmute the pin */
1824         if (get_wcaps(codec, spec->pins[0].pin_nid) & AC_WCAP_OUT_AMP)
1825                 snd_hda_codec_write(codec, spec->pins[0].pin_nid, 0,
1826                                     AC_VERB_SET_AMP_GAIN_MUTE,
1827                                     AMP_OUT_UNMUTE);
1828         return 0;
1829 }
1830
1831 static const struct hda_codec_ops atihdmi_patch_ops = {
1832         .build_controls = simple_playback_build_controls,
1833         .build_pcms = simple_playback_build_pcms,
1834         .init = atihdmi_init,
1835         .free = simple_playback_free,
1836 };
1837
1838
1839 static int patch_atihdmi(struct hda_codec *codec)
1840 {
1841         struct hdmi_spec *spec;
1842
1843         spec = kzalloc(sizeof(*spec), GFP_KERNEL);
1844         if (spec == NULL)
1845                 return -ENOMEM;
1846
1847         codec->spec = spec;
1848
1849         spec->multiout.num_dacs = 0;      /* no analog */
1850         spec->multiout.max_channels = 2;
1851         spec->multiout.dig_out_nid = ATIHDMI_CVT_NID;
1852         spec->num_cvts = 1;
1853         spec->cvts[0].cvt_nid = ATIHDMI_CVT_NID;
1854         spec->pins[0].pin_nid = ATIHDMI_PIN_NID;
1855         spec->pcm_playback = &atihdmi_pcm_digital_playback;
1856
1857         codec->patch_ops = atihdmi_patch_ops;
1858
1859         return 0;
1860 }
1861
1862
1863 /*
1864  * patch entries
1865  */
1866 static const struct hda_codec_preset snd_hda_preset_hdmi[] = {
1867 { .id = 0x1002793c, .name = "RS600 HDMI",       .patch = patch_atihdmi },
1868 { .id = 0x10027919, .name = "RS600 HDMI",       .patch = patch_atihdmi },
1869 { .id = 0x1002791a, .name = "RS690/780 HDMI",   .patch = patch_atihdmi },
1870 { .id = 0x1002aa01, .name = "R6xx HDMI",        .patch = patch_generic_hdmi },
1871 { .id = 0x10951390, .name = "SiI1390 HDMI",     .patch = patch_generic_hdmi },
1872 { .id = 0x10951392, .name = "SiI1392 HDMI",     .patch = patch_generic_hdmi },
1873 { .id = 0x17e80047, .name = "Chrontel HDMI",    .patch = patch_generic_hdmi },
1874 { .id = 0x10de0002, .name = "MCP77/78 HDMI",    .patch = patch_nvhdmi_8ch_7x },
1875 { .id = 0x10de0003, .name = "MCP77/78 HDMI",    .patch = patch_nvhdmi_8ch_7x },
1876 { .id = 0x10de0005, .name = "MCP77/78 HDMI",    .patch = patch_nvhdmi_8ch_7x },
1877 { .id = 0x10de0006, .name = "MCP77/78 HDMI",    .patch = patch_nvhdmi_8ch_7x },
1878 { .id = 0x10de0007, .name = "MCP79/7A HDMI",    .patch = patch_nvhdmi_8ch_7x },
1879 { .id = 0x10de000a, .name = "GPU 0a HDMI/DP",   .patch = patch_generic_hdmi },
1880 { .id = 0x10de000b, .name = "GPU 0b HDMI/DP",   .patch = patch_generic_hdmi },
1881 { .id = 0x10de000c, .name = "MCP89 HDMI",       .patch = patch_generic_hdmi },
1882 { .id = 0x10de000d, .name = "GPU 0d HDMI/DP",   .patch = patch_generic_hdmi },
1883 { .id = 0x10de0010, .name = "GPU 10 HDMI/DP",   .patch = patch_generic_hdmi },
1884 { .id = 0x10de0011, .name = "GPU 11 HDMI/DP",   .patch = patch_generic_hdmi },
1885 { .id = 0x10de0012, .name = "GPU 12 HDMI/DP",   .patch = patch_generic_hdmi },
1886 { .id = 0x10de0013, .name = "GPU 13 HDMI/DP",   .patch = patch_generic_hdmi },
1887 { .id = 0x10de0014, .name = "GPU 14 HDMI/DP",   .patch = patch_generic_hdmi },
1888 { .id = 0x10de0015, .name = "GPU 15 HDMI/DP",   .patch = patch_generic_hdmi },
1889 { .id = 0x10de0016, .name = "GPU 16 HDMI/DP",   .patch = patch_generic_hdmi },
1890 /* 17 is known to be absent */
1891 { .id = 0x10de0018, .name = "GPU 18 HDMI/DP",   .patch = patch_generic_hdmi },
1892 { .id = 0x10de0019, .name = "GPU 19 HDMI/DP",   .patch = patch_generic_hdmi },
1893 { .id = 0x10de001a, .name = "GPU 1a HDMI/DP",   .patch = patch_generic_hdmi },
1894 { .id = 0x10de001b, .name = "GPU 1b HDMI/DP",   .patch = patch_generic_hdmi },
1895 { .id = 0x10de001c, .name = "GPU 1c HDMI/DP",   .patch = patch_generic_hdmi },
1896 { .id = 0x10de0040, .name = "GPU 40 HDMI/DP",   .patch = patch_generic_hdmi },
1897 { .id = 0x10de0041, .name = "GPU 41 HDMI/DP",   .patch = patch_generic_hdmi },
1898 { .id = 0x10de0042, .name = "GPU 42 HDMI/DP",   .patch = patch_generic_hdmi },
1899 { .id = 0x10de0043, .name = "GPU 43 HDMI/DP",   .patch = patch_generic_hdmi },
1900 { .id = 0x10de0044, .name = "GPU 44 HDMI/DP",   .patch = patch_generic_hdmi },
1901 { .id = 0x10de0067, .name = "MCP67 HDMI",       .patch = patch_nvhdmi_2ch },
1902 { .id = 0x10de8001, .name = "MCP73 HDMI",       .patch = patch_nvhdmi_2ch },
1903 { .id = 0x80860054, .name = "IbexPeak HDMI",    .patch = patch_generic_hdmi },
1904 { .id = 0x80862801, .name = "Bearlake HDMI",    .patch = patch_generic_hdmi },
1905 { .id = 0x80862802, .name = "Cantiga HDMI",     .patch = patch_generic_hdmi },
1906 { .id = 0x80862803, .name = "Eaglelake HDMI",   .patch = patch_generic_hdmi },
1907 { .id = 0x80862804, .name = "IbexPeak HDMI",    .patch = patch_generic_hdmi },
1908 { .id = 0x80862805, .name = "CougarPoint HDMI", .patch = patch_generic_hdmi },
1909 { .id = 0x80862806, .name = "PantherPoint HDMI", .patch = patch_generic_hdmi },
1910 { .id = 0x808629fb, .name = "Crestline HDMI",   .patch = patch_generic_hdmi },
1911 {} /* terminator */
1912 };
1913
1914 MODULE_ALIAS("snd-hda-codec-id:1002793c");
1915 MODULE_ALIAS("snd-hda-codec-id:10027919");
1916 MODULE_ALIAS("snd-hda-codec-id:1002791a");
1917 MODULE_ALIAS("snd-hda-codec-id:1002aa01");
1918 MODULE_ALIAS("snd-hda-codec-id:10951390");
1919 MODULE_ALIAS("snd-hda-codec-id:10951392");
1920 MODULE_ALIAS("snd-hda-codec-id:10de0002");
1921 MODULE_ALIAS("snd-hda-codec-id:10de0003");
1922 MODULE_ALIAS("snd-hda-codec-id:10de0005");
1923 MODULE_ALIAS("snd-hda-codec-id:10de0006");
1924 MODULE_ALIAS("snd-hda-codec-id:10de0007");
1925 MODULE_ALIAS("snd-hda-codec-id:10de000a");
1926 MODULE_ALIAS("snd-hda-codec-id:10de000b");
1927 MODULE_ALIAS("snd-hda-codec-id:10de000c");
1928 MODULE_ALIAS("snd-hda-codec-id:10de000d");
1929 MODULE_ALIAS("snd-hda-codec-id:10de0010");
1930 MODULE_ALIAS("snd-hda-codec-id:10de0011");
1931 MODULE_ALIAS("snd-hda-codec-id:10de0012");
1932 MODULE_ALIAS("snd-hda-codec-id:10de0013");
1933 MODULE_ALIAS("snd-hda-codec-id:10de0014");
1934 MODULE_ALIAS("snd-hda-codec-id:10de0015");
1935 MODULE_ALIAS("snd-hda-codec-id:10de0016");
1936 MODULE_ALIAS("snd-hda-codec-id:10de0018");
1937 MODULE_ALIAS("snd-hda-codec-id:10de0019");
1938 MODULE_ALIAS("snd-hda-codec-id:10de001a");
1939 MODULE_ALIAS("snd-hda-codec-id:10de001b");
1940 MODULE_ALIAS("snd-hda-codec-id:10de001c");
1941 MODULE_ALIAS("snd-hda-codec-id:10de0040");
1942 MODULE_ALIAS("snd-hda-codec-id:10de0041");
1943 MODULE_ALIAS("snd-hda-codec-id:10de0042");
1944 MODULE_ALIAS("snd-hda-codec-id:10de0043");
1945 MODULE_ALIAS("snd-hda-codec-id:10de0044");
1946 MODULE_ALIAS("snd-hda-codec-id:10de0067");
1947 MODULE_ALIAS("snd-hda-codec-id:10de8001");
1948 MODULE_ALIAS("snd-hda-codec-id:17e80047");
1949 MODULE_ALIAS("snd-hda-codec-id:80860054");
1950 MODULE_ALIAS("snd-hda-codec-id:80862801");
1951 MODULE_ALIAS("snd-hda-codec-id:80862802");
1952 MODULE_ALIAS("snd-hda-codec-id:80862803");
1953 MODULE_ALIAS("snd-hda-codec-id:80862804");
1954 MODULE_ALIAS("snd-hda-codec-id:80862805");
1955 MODULE_ALIAS("snd-hda-codec-id:80862806");
1956 MODULE_ALIAS("snd-hda-codec-id:808629fb");
1957
1958 MODULE_LICENSE("GPL");
1959 MODULE_DESCRIPTION("HDMI HD-audio codec");
1960 MODULE_ALIAS("snd-hda-codec-intelhdmi");
1961 MODULE_ALIAS("snd-hda-codec-nvhdmi");
1962 MODULE_ALIAS("snd-hda-codec-atihdmi");
1963
1964 static struct hda_codec_preset_list intel_list = {
1965         .preset = snd_hda_preset_hdmi,
1966         .owner = THIS_MODULE,
1967 };
1968
1969 static int __init patch_hdmi_init(void)
1970 {
1971         return snd_hda_add_codec_preset(&intel_list);
1972 }
1973
1974 static void __exit patch_hdmi_exit(void)
1975 {
1976         snd_hda_delete_codec_preset(&intel_list);
1977 }
1978
1979 module_init(patch_hdmi_init)
1980 module_exit(patch_hdmi_exit)