sound/pci/intel8x0.c

   1 /*
   2  *   ALSA driver for Intel ICH (i8x0) chipsets
   3  *
   4  *      Copyright (c) 2000 Jaroslav Kysela <perex@perex.cz>
   5  *
   6  *
   7  *   This code also contains alpha support for SiS 735 chipsets provided
   8  *   by Mike Pieper <mptei@users.sourceforge.net>. We have no datasheet
   9  *   for SiS735, so the code is not fully functional.
  10  *
  11  *
  12  *   This program is free software; you can redistribute it and/or modify
  13  *   it under the terms of the GNU General Public License as published by
  14  *   the Free Software Foundation; either version 2 of the License, or
  15  *   (at your option) any later version.
  16  *
  17  *   This program is distributed in the hope that it will be useful,
  18  *   but WITHOUT ANY WARRANTY; without even the implied warranty of
  19  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  20  *   GNU General Public License for more details.
  21  *
  22  *   You should have received a copy of the GNU General Public License
  23  *   along with this program; if not, write to the Free Software
  24  *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  25
  26  *
  27  */
  28
  29 #include <asm/io.h>
  30 #include <linux/delay.h>
  31 #include <linux/interrupt.h>
  32 #include <linux/init.h>
  33 #include <linux/pci.h>
  34 #include <linux/slab.h>
  35 #include <linux/moduleparam.h>
  36 #include <sound/core.h>
  37 #include <sound/pcm.h>
  38 #include <sound/ac97_codec.h>
  39 #include <sound/info.h>
  40 #include <sound/initval.h>
  41 /* for 440MX workaround */
  42 #include <asm/pgtable.h>
  43 #include <asm/cacheflush.h>
  44
  45 MODULE_AUTHOR("Jaroslav Kysela <perex@perex.cz>");
  46 MODULE_DESCRIPTION("Intel 82801AA,82901AB,i810,i820,i830,i840,i845,MX440; SiS 7012; Ali 5455");
  47 MODULE_LICENSE("GPL");
  48 MODULE_SUPPORTED_DEVICE("{{Intel,82801AA-ICH},"
  49                 "{Intel,82901AB-ICH0},"
  50                 "{Intel,82801BA-ICH2},"
  51                 "{Intel,82801CA-ICH3},"
  52                 "{Intel,82801DB-ICH4},"
  53                 "{Intel,ICH5},"
  54                 "{Intel,ICH6},"
  55                 "{Intel,ICH7},"
  56                 "{Intel,6300ESB},"
  57                 "{Intel,ESB2},"
  58                 "{Intel,MX440},"
  59                 "{SiS,SI7012},"
  60                 "{NVidia,nForce Audio},"
  61                 "{NVidia,nForce2 Audio},"
  62                 "{AMD,AMD768},"
  63                 "{AMD,AMD8111},"
  64                 "{ALI,M5455}}");
  65
  66 static int index = SNDRV_DEFAULT_IDX1;  /* Index 0-MAX */
  67 static char *id = SNDRV_DEFAULT_STR1;   /* ID for this card */
  68 static int ac97_clock;
  69 static char *ac97_quirk;
  70 static int buggy_semaphore;
  71 static int buggy_irq = -1; /* auto-check */
  72 static int xbox;
  73 static int spdif_aclink = -1;
  74
  75 module_param(index, int, 0444);
  76 MODULE_PARM_DESC(index, "Index value for Intel i8x0 soundcard.");
  77 module_param(id, charp, 0444);
  78 MODULE_PARM_DESC(id, "ID string for Intel i8x0 soundcard.");
  79 module_param(ac97_clock, int, 0444);
  80 MODULE_PARM_DESC(ac97_clock, "AC'97 codec clock (0 = auto-detect).");
  81 module_param(ac97_quirk, charp, 0444);
  82 MODULE_PARM_DESC(ac97_quirk, "AC'97 workaround for strange hardware.");
  83 module_param(buggy_semaphore, bool, 0444);
  84 MODULE_PARM_DESC(buggy_semaphore, "Enable workaround for hardwares with problematic codec semaphores.");
  85 module_param(buggy_irq, bool, 0444);
  86 MODULE_PARM_DESC(buggy_irq, "Enable workaround for buggy interrupts on some motherboards.");
  87 module_param(xbox, bool, 0444);
  88 MODULE_PARM_DESC(xbox, "Set to 1 for Xbox, if you have problems with the AC'97 codec detection.");
  89 module_param(spdif_aclink, int, 0444);
  90 MODULE_PARM_DESC(spdif_aclink, "S/PDIF over AC-link.");
  91
  92 /* just for backward compatibility */
  93 static int enable;
  94 module_param(enable, bool, 0444);
  95 static int joystick;
  96 module_param(joystick, int, 0444);
  97
  98 /*
  99  *  Direct registers
 100  */
 101 enum { DEVICE_INTEL, DEVICE_INTEL_ICH4, DEVICE_SIS, DEVICE_ALI, DEVICE_NFORCE };
 102
 103 #define ICHREG(x) ICH_REG_##x
 104
 105 #define DEFINE_REGSET(name,base) \
 106 enum { \
 107         ICH_REG_##name##_BDBAR  = base + 0x0,   /* dword - buffer descriptor list base address */ \
 108         ICH_REG_##name##_CIV    = base + 0x04,  /* byte - current index value */ \
 109         ICH_REG_##name##_LVI    = base + 0x05,  /* byte - last valid index */ \
 110         ICH_REG_##name##_SR     = base + 0x06,  /* byte - status register */ \
 111         ICH_REG_##name##_PICB   = base + 0x08,  /* word - position in current buffer */ \
 112         ICH_REG_##name##_PIV    = base + 0x0a,  /* byte - prefetched index value */ \
 113         ICH_REG_##name##_CR     = base + 0x0b,  /* byte - control register */ \
 114 };
 115
 116 /* busmaster blocks */
 117 DEFINE_REGSET(OFF, 0);          /* offset */
 118 DEFINE_REGSET(PI, 0x00);        /* PCM in */
 119 DEFINE_REGSET(PO, 0x10);        /* PCM out */
 120 DEFINE_REGSET(MC, 0x20);        /* Mic in */
 121
 122 /* ICH4 busmaster blocks */
 123 DEFINE_REGSET(MC2, 0x40);       /* Mic in 2 */
 124 DEFINE_REGSET(PI2, 0x50);       /* PCM in 2 */
 125 DEFINE_REGSET(SP, 0x60);        /* SPDIF out */
 126
 127 /* values for each busmaster block */
 128
 129 /* LVI */
 130 #define ICH_REG_LVI_MASK                0x1f
 131
 132 /* SR */
 133 #define ICH_FIFOE                       0x10    /* FIFO error */
 134 #define ICH_BCIS                        0x08    /* buffer completion interrupt status */
 135 #define ICH_LVBCI                       0x04    /* last valid buffer completion interrupt */
 136 #define ICH_CELV                        0x02    /* current equals last valid */
 137 #define ICH_DCH                         0x01    /* DMA controller halted */
 138
 139 /* PIV */
 140 #define ICH_REG_PIV_MASK                0x1f    /* mask */
 141
 142 /* CR */
 143 #define ICH_IOCE                        0x10    /* interrupt on completion enable */
 144 #define ICH_FEIE                        0x08    /* fifo error interrupt enable */
 145 #define ICH_LVBIE                       0x04    /* last valid buffer interrupt enable */
 146 #define ICH_RESETREGS                   0x02    /* reset busmaster registers */
 147 #define ICH_STARTBM                     0x01    /* start busmaster operation */
 148
 149
 150 /* global block */
 151 #define ICH_REG_GLOB_CNT                0x2c    /* dword - global control */
 152 #define   ICH_PCM_SPDIF_MASK    0xc0000000      /* s/pdif pcm slot mask (ICH4) */
 153 #define   ICH_PCM_SPDIF_NONE    0x00000000      /* reserved - undefined */
 154 #define   ICH_PCM_SPDIF_78      0x40000000      /* s/pdif pcm on slots 7&8 */
 155 #define   ICH_PCM_SPDIF_69      0x80000000      /* s/pdif pcm on slots 6&9 */
 156 #define   ICH_PCM_SPDIF_1011    0xc0000000      /* s/pdif pcm on slots 10&11 */
 157 #define   ICH_PCM_20BIT         0x00400000      /* 20-bit samples (ICH4) */
 158 #define   ICH_PCM_246_MASK      0x00300000      /* 6 channels (not all chips) */
 159 #define   ICH_PCM_6             0x00200000      /* 6 channels (not all chips) */
 160 #define   ICH_PCM_4             0x00100000      /* 4 channels (not all chips) */
 161 #define   ICH_PCM_2             0x00000000      /* 2 channels (stereo) */
 162 #define   ICH_SIS_PCM_246_MASK  0x000000c0      /* 6 channels (SIS7012) */
 163 #define   ICH_SIS_PCM_6         0x00000080      /* 6 channels (SIS7012) */
 164 #define   ICH_SIS_PCM_4         0x00000040      /* 4 channels (SIS7012) */
 165 #define   ICH_SIS_PCM_2         0x00000000      /* 2 channels (SIS7012) */
 166 #define   ICH_TRIE              0x00000040      /* tertiary resume interrupt enable */
 167 #define   ICH_SRIE              0x00000020      /* secondary resume interrupt enable */
 168 #define   ICH_PRIE              0x00000010      /* primary resume interrupt enable */
 169 #define   ICH_ACLINK            0x00000008      /* AClink shut off */
 170 #define   ICH_AC97WARM          0x00000004      /* AC'97 warm reset */
 171 #define   ICH_AC97COLD          0x00000002      /* AC'97 cold reset */
 172 #define   ICH_GIE               0x00000001      /* GPI interrupt enable */
 173 #define ICH_REG_GLOB_STA                0x30    /* dword - global status */
 174 #define   ICH_TRI               0x20000000      /* ICH4: tertiary (AC_SDIN2) resume interrupt */
 175 #define   ICH_TCR               0x10000000      /* ICH4: tertiary (AC_SDIN2) codec ready */
 176 #define   ICH_BCS               0x08000000      /* ICH4: bit clock stopped */
 177 #define   ICH_SPINT             0x04000000      /* ICH4: S/PDIF interrupt */
 178 #define   ICH_P2INT             0x02000000      /* ICH4: PCM2-In interrupt */
 179 #define   ICH_M2INT             0x01000000      /* ICH4: Mic2-In interrupt */
 180 #define   ICH_SAMPLE_CAP        0x00c00000      /* ICH4: sample capability bits (RO) */
 181 #define   ICH_SAMPLE_16_20      0x00400000      /* ICH4: 16- and 20-bit samples */
 182 #define   ICH_MULTICHAN_CAP     0x00300000      /* ICH4: multi-channel capability bits (RO) */
 183 #define   ICH_SIS_TRI           0x00080000      /* SIS: tertiary resume irq */
 184 #define   ICH_SIS_TCR           0x00040000      /* SIS: tertiary codec ready */
 185 #define   ICH_MD3               0x00020000      /* modem power down semaphore */
 186 #define   ICH_AD3               0x00010000      /* audio power down semaphore */
 187 #define   ICH_RCS               0x00008000      /* read completion status */
 188 #define   ICH_BIT3              0x00004000      /* bit 3 slot 12 */
 189 #define   ICH_BIT2              0x00002000      /* bit 2 slot 12 */
 190 #define   ICH_BIT1              0x00001000      /* bit 1 slot 12 */
 191 #define   ICH_SRI               0x00000800      /* secondary (AC_SDIN1) resume interrupt */
 192 #define   ICH_PRI               0x00000400      /* primary (AC_SDIN0) resume interrupt */
 193 #define   ICH_SCR               0x00000200      /* secondary (AC_SDIN1) codec ready */
 194 #define   ICH_PCR               0x00000100      /* primary (AC_SDIN0) codec ready */
 195 #define   ICH_MCINT             0x00000080      /* MIC capture interrupt */
 196 #define   ICH_POINT             0x00000040      /* playback interrupt */
 197 #define   ICH_PIINT             0x00000020      /* capture interrupt */
 198 #define   ICH_NVSPINT           0x00000010      /* nforce spdif interrupt */
 199 #define   ICH_MOINT             0x00000004      /* modem playback interrupt */
 200 #define   ICH_MIINT             0x00000002      /* modem capture interrupt */
 201 #define   ICH_GSCI              0x00000001      /* GPI status change interrupt */
 202 #define ICH_REG_ACC_SEMA                0x34    /* byte - codec write semaphore */
 203 #define   ICH_CAS               0x01            /* codec access semaphore */
 204 #define ICH_REG_SDM             0x80
 205 #define   ICH_DI2L_MASK         0x000000c0      /* PCM In 2, Mic In 2 data in line */
 206 #define   ICH_DI2L_SHIFT        6
 207 #define   ICH_DI1L_MASK         0x00000030      /* PCM In 1, Mic In 1 data in line */
 208 #define   ICH_DI1L_SHIFT        4
 209 #define   ICH_SE                0x00000008      /* steer enable */
 210 #define   ICH_LDI_MASK          0x00000003      /* last codec read data input */
 211
 212 #define ICH_MAX_FRAGS           32              /* max hw frags */
 213
 214
 215 /*
 216  * registers for Ali5455
 217  */
 218
 219 /* ALi 5455 busmaster blocks */
 220 DEFINE_REGSET(AL_PI, 0x40);     /* ALi PCM in */
 221 DEFINE_REGSET(AL_PO, 0x50);     /* Ali PCM out */
 222 DEFINE_REGSET(AL_MC, 0x60);     /* Ali Mic in */
 223 DEFINE_REGSET(AL_CDC_SPO, 0x70);        /* Ali Codec SPDIF out */
 224 DEFINE_REGSET(AL_CENTER, 0x80);         /* Ali center out */
 225 DEFINE_REGSET(AL_LFE, 0x90);            /* Ali center out */
 226 DEFINE_REGSET(AL_CLR_SPI, 0xa0);        /* Ali Controller SPDIF in */
 227 DEFINE_REGSET(AL_CLR_SPO, 0xb0);        /* Ali Controller SPDIF out */
 228 DEFINE_REGSET(AL_I2S, 0xc0);    /* Ali I2S in */
 229 DEFINE_REGSET(AL_PI2, 0xd0);    /* Ali PCM2 in */
 230 DEFINE_REGSET(AL_MC2, 0xe0);    /* Ali Mic2 in */
 231
 232 enum {
 233         ICH_REG_ALI_SCR = 0x00,         /* System Control Register */
 234         ICH_REG_ALI_SSR = 0x04,         /* System Status Register  */
 235         ICH_REG_ALI_DMACR = 0x08,       /* DMA Control Register    */
 236         ICH_REG_ALI_FIFOCR1 = 0x0c,     /* FIFO Control Register 1  */
 237         ICH_REG_ALI_INTERFACECR = 0x10, /* Interface Control Register */
 238         ICH_REG_ALI_INTERRUPTCR = 0x14, /* Interrupt control Register */
 239         ICH_REG_ALI_INTERRUPTSR = 0x18, /* Interrupt  Status Register */
 240         ICH_REG_ALI_FIFOCR2 = 0x1c,     /* FIFO Control Register 2   */
 241         ICH_REG_ALI_CPR = 0x20,         /* Command Port Register     */
 242         ICH_REG_ALI_CPR_ADDR = 0x22,    /* ac97 addr write */
 243         ICH_REG_ALI_SPR = 0x24,         /* Status Port Register      */
 244         ICH_REG_ALI_SPR_ADDR = 0x26,    /* ac97 addr read */
 245         ICH_REG_ALI_FIFOCR3 = 0x2c,     /* FIFO Control Register 3  */
 246         ICH_REG_ALI_TTSR = 0x30,        /* Transmit Tag Slot Register */
 247         ICH_REG_ALI_RTSR = 0x34,        /* Receive Tag Slot  Register */
 248         ICH_REG_ALI_CSPSR = 0x38,       /* Command/Status Port Status Register */
 249         ICH_REG_ALI_CAS = 0x3c,         /* Codec Write Semaphore Register */
 250         ICH_REG_ALI_HWVOL = 0xf0,       /* hardware volume control/status */
 251         ICH_REG_ALI_I2SCR = 0xf4,       /* I2S control/status */
 252         ICH_REG_ALI_SPDIFCSR = 0xf8,    /* spdif channel status register  */
 253         ICH_REG_ALI_SPDIFICS = 0xfc,    /* spdif interface control/status  */
 254 };
 255
 256 #define ALI_CAS_SEM_BUSY        0x80000000
 257 #define ALI_CPR_ADDR_SECONDARY  0x100
 258 #define ALI_CPR_ADDR_READ       0x80
 259 #define ALI_CSPSR_CODEC_READY   0x08
 260 #define ALI_CSPSR_READ_OK       0x02
 261 #define ALI_CSPSR_WRITE_OK      0x01
 262
 263 /* interrupts for the whole chip by interrupt status register finish */
 264
 265 #define ALI_INT_MICIN2          (1<<26)
 266 #define ALI_INT_PCMIN2          (1<<25)
 267 #define ALI_INT_I2SIN           (1<<24)
 268 #define ALI_INT_SPDIFOUT        (1<<23) /* controller spdif out INTERRUPT */
 269 #define ALI_INT_SPDIFIN         (1<<22)
 270 #define ALI_INT_LFEOUT          (1<<21)
 271 #define ALI_INT_CENTEROUT       (1<<20)
 272 #define ALI_INT_CODECSPDIFOUT   (1<<19)
 273 #define ALI_INT_MICIN           (1<<18)
 274 #define ALI_INT_PCMOUT          (1<<17)
 275 #define ALI_INT_PCMIN           (1<<16)
 276 #define ALI_INT_CPRAIS          (1<<7)  /* command port available */
 277 #define ALI_INT_SPRAIS          (1<<5)  /* status port available */
 278 #define ALI_INT_GPIO            (1<<1)
 279 #define ALI_INT_MASK            (ALI_INT_SPDIFOUT|ALI_INT_CODECSPDIFOUT|\
 280                                  ALI_INT_MICIN|ALI_INT_PCMOUT|ALI_INT_PCMIN)
 281
 282 #define ICH_ALI_SC_RESET        (1<<31) /* master reset */
 283 #define ICH_ALI_SC_AC97_DBL     (1<<30)
 284 #define ICH_ALI_SC_CODEC_SPDF   (3<<20) /* 1=7/8, 2=6/9, 3=10/11 */
 285 #define ICH_ALI_SC_IN_BITS      (3<<18)
 286 #define ICH_ALI_SC_OUT_BITS     (3<<16)
 287 #define ICH_ALI_SC_6CH_CFG      (3<<14)
 288 #define ICH_ALI_SC_PCM_4        (1<<8)
 289 #define ICH_ALI_SC_PCM_6        (2<<8)
 290 #define ICH_ALI_SC_PCM_246_MASK (3<<8)
 291
 292 #define ICH_ALI_SS_SEC_ID       (3<<5)
 293 #define ICH_ALI_SS_PRI_ID       (3<<3)
 294
 295 #define ICH_ALI_IF_AC97SP       (1<<21)
 296 #define ICH_ALI_IF_MC           (1<<20)
 297 #define ICH_ALI_IF_PI           (1<<19)
 298 #define ICH_ALI_IF_MC2          (1<<18)
 299 #define ICH_ALI_IF_PI2          (1<<17)
 300 #define ICH_ALI_IF_LINE_SRC     (1<<15) /* 0/1 = slot 3/6 */
 301 #define ICH_ALI_IF_MIC_SRC      (1<<14) /* 0/1 = slot 3/6 */
 302 #define ICH_ALI_IF_SPDF_SRC     (3<<12) /* 00 = PCM, 01 = AC97-in, 10 = spdif-in, 11 = i2s */
 303 #define ICH_ALI_IF_AC97_OUT     (3<<8)  /* 00 = PCM, 10 = spdif-in, 11 = i2s */
 304 #define ICH_ALI_IF_PO_SPDF      (1<<3)
 305 #define ICH_ALI_IF_PO           (1<<1)
 306
 307 /*
 308  *
 309  */
 310
 311 enum {
 312         ICHD_PCMIN,
 313         ICHD_PCMOUT,
 314         ICHD_MIC,
 315         ICHD_MIC2,
 316         ICHD_PCM2IN,
 317         ICHD_SPBAR,
 318         ICHD_LAST = ICHD_SPBAR
 319 };
 320 enum {
 321         NVD_PCMIN,
 322         NVD_PCMOUT,
 323         NVD_MIC,
 324         NVD_SPBAR,
 325         NVD_LAST = NVD_SPBAR
 326 };
 327 enum {
 328         ALID_PCMIN,
 329         ALID_PCMOUT,
 330         ALID_MIC,
 331         ALID_AC97SPDIFOUT,
 332         ALID_SPDIFIN,
 333         ALID_SPDIFOUT,
 334         ALID_LAST = ALID_SPDIFOUT
 335 };
 336
 337 #define get_ichdev(substream) (substream->runtime->private_data)
 338
 339 struct ichdev {
 340         unsigned int ichd;                      /* ich device number */
 341         unsigned long reg_offset;               /* offset to bmaddr */
 342         u32 *bdbar;                             /* CPU address (32bit) */
 343         unsigned int bdbar_addr;                /* PCI bus address (32bit) */
 344         struct snd_pcm_substream *substream;
 345         unsigned int physbuf;                   /* physical address (32bit) */
 346         unsigned int size;
 347         unsigned int fragsize;
 348         unsigned int fragsize1;
 349         unsigned int position;
 350         unsigned int pos_shift;
 351         int frags;
 352         int lvi;
 353         int lvi_frag;
 354         int civ;
 355         int ack;
 356         int ack_reload;
 357         unsigned int ack_bit;
 358         unsigned int roff_sr;
 359         unsigned int roff_picb;
 360         unsigned int int_sta_mask;              /* interrupt status mask */
 361         unsigned int ali_slot;                  /* ALI DMA slot */
 362         struct ac97_pcm *pcm;
 363         int pcm_open_flag;
 364         unsigned int page_attr_changed: 1;
 365         unsigned int suspended: 1;
 366 };
 367
 368 struct intel8x0 {
 369         unsigned int device_type;
 370
 371         int irq;
 372
 373         void __iomem *addr;
 374         void __iomem *bmaddr;
 375
 376         struct pci_dev *pci;
 377         struct snd_card *card;
 378
 379         int pcm_devs;
 380         struct snd_pcm *pcm[6];
 381         struct ichdev ichd[6];
 382
 383         unsigned multi4: 1,
 384                  multi6: 1,
 385                  dra: 1,
 386                  smp20bit: 1;
 387         unsigned in_ac97_init: 1,
 388                  in_sdin_init: 1;
 389         unsigned in_measurement: 1;     /* during ac97 clock measurement */
 390         unsigned fix_nocache: 1;        /* workaround for 440MX */
 391         unsigned buggy_irq: 1;          /* workaround for buggy mobos */
 392         unsigned xbox: 1;               /* workaround for Xbox AC'97 detection */
 393         unsigned buggy_semaphore: 1;    /* workaround for buggy codec semaphore */
 394
 395         int spdif_idx;  /* SPDIF BAR index; *_SPBAR or -1 if use PCMOUT */
 396         unsigned int sdm_saved; /* SDM reg value */
 397
 398         struct snd_ac97_bus *ac97_bus;
 399         struct snd_ac97 *ac97[3];
 400         unsigned int ac97_sdin[3];
 401         unsigned int max_codecs, ncodecs;
 402         unsigned int *codec_bit;
 403         unsigned int codec_isr_bits;
 404         unsigned int codec_ready_bits;
 405
 406         spinlock_t reg_lock;
 407
 408         u32 bdbars_count;
 409         struct snd_dma_buffer bdbars;
 410         u32 int_sta_reg;                /* interrupt status register */
 411         u32 int_sta_mask;               /* interrupt status mask */
 412 };
 413
 414 static struct pci_device_id snd_intel8x0_ids[] = {
 415         { 0x8086, 0x2415, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL }, /* 82801AA */
 416         { 0x8086, 0x2425, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL }, /* 82901AB */
 417         { 0x8086, 0x2445, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL }, /* 82801BA */
 418         { 0x8086, 0x2485, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL }, /* ICH3 */
 419         { 0x8086, 0x24c5, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL_ICH4 }, /* ICH4 */
 420         { 0x8086, 0x24d5, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL_ICH4 }, /* ICH5 */
 421         { 0x8086, 0x25a6, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL_ICH4 }, /* ESB */
 422         { 0x8086, 0x266e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL_ICH4 }, /* ICH6 */
 423         { 0x8086, 0x27de, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL_ICH4 }, /* ICH7 */
 424         { 0x8086, 0x2698, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL_ICH4 }, /* ESB2 */
 425         { 0x8086, 0x7195, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL }, /* 440MX */
 426         { 0x1039, 0x7012, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_SIS },   /* SI7012 */
 427         { 0x10de, 0x01b1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_NFORCE },        /* NFORCE */
 428         { 0x10de, 0x003a, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_NFORCE },        /* MCP04 */
 429         { 0x10de, 0x006a, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_NFORCE },        /* NFORCE2 */
 430         { 0x10de, 0x0059, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_NFORCE },        /* CK804 */
 431         { 0x10de, 0x008a, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_NFORCE },        /* CK8 */
 432         { 0x10de, 0x00da, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_NFORCE },        /* NFORCE3 */
 433         { 0x10de, 0x00ea, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_NFORCE },        /* CK8S */
 434         { 0x10de, 0x026b, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_NFORCE },        /* MCP51 */
 435         { 0x1022, 0x746d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL }, /* AMD8111 */
 436         { 0x1022, 0x7445, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_INTEL }, /* AMD768 */
 437         { 0x10b9, 0x5455, PCI_ANY_ID, PCI_ANY_ID, 0, 0, DEVICE_ALI },   /* Ali5455 */
 438         { 0, }
 439 };
 440
 441 MODULE_DEVICE_TABLE(pci, snd_intel8x0_ids);
 442
 443 /*
 444  *  Lowlevel I/O - busmaster
 445  */
 446
 447 static inline u8 igetbyte(struct intel8x0 *chip, u32 offset)
 448 {
 449         return ioread8(chip->bmaddr + offset);
 450 }
 451
 452 static inline u16 igetword(struct intel8x0 *chip, u32 offset)
 453 {
 454         return ioread16(chip->bmaddr + offset);
 455 }
 456
 457 static inline u32 igetdword(struct intel8x0 *chip, u32 offset)
 458 {
 459         return ioread32(chip->bmaddr + offset);
 460 }
 461
 462 static inline void iputbyte(struct intel8x0 *chip, u32 offset, u8 val)
 463 {
 464         iowrite8(val, chip->bmaddr + offset);
 465 }
 466
 467 static inline void iputword(struct intel8x0 *chip, u32 offset, u16 val)
 468 {
 469         iowrite16(val, chip->bmaddr + offset);
 470 }
 471
 472 static inline void iputdword(struct intel8x0 *chip, u32 offset, u32 val)
 473 {
 474         iowrite32(val, chip->bmaddr + offset);
 475 }
 476
 477 /*
 478  *  Lowlevel I/O - AC'97 registers
 479  */
 480
 481 static inline u16 iagetword(struct intel8x0 *chip, u32 offset)
 482 {
 483         return ioread16(chip->addr + offset);
 484 }
 485
 486 static inline void iaputword(struct intel8x0 *chip, u32 offset, u16 val)
 487 {
 488         iowrite16(val, chip->addr + offset);
 489 }
 490
 491 /*
 492  *  Basic I/O
 493  */
 494
 495 /*
 496  * access to AC97 codec via normal i/o (for ICH and SIS7012)
 497  */
 498
 499 static int snd_intel8x0_codec_semaphore(struct intel8x0 *chip, unsigned int codec)
 500 {
 501         int time;
 502
 503         if (codec > 2)
 504                 return -EIO;
 505         if (chip->in_sdin_init) {
 506                 /* we don't know the ready bit assignment at the moment */
 507                 /* so we check any */
 508                 codec = chip->codec_isr_bits;
 509         } else {
 510                 codec = chip->codec_bit[chip->ac97_sdin[codec]];
 511         }
 512
 513         /* codec ready ? */
 514         if ((igetdword(chip, ICHREG(GLOB_STA)) & codec) == 0)
 515                 return -EIO;
 516
 517         if (chip->buggy_semaphore)
 518                 return 0; /* just ignore ... */
 519
 520         /* Anyone holding a semaphore for 1 msec should be shot... */
 521         time = 100;
 522         do {
 523                 if (!(igetbyte(chip, ICHREG(ACC_SEMA)) & ICH_CAS))
 524                         return 0;
 525                 udelay(10);
 526         } while (time--);
 527
 528         /* access to some forbidden (non existant) ac97 registers will not
 529          * reset the semaphore. So even if you don't get the semaphore, still
 530          * continue the access. We don't need the semaphore anyway. */
 531         snd_printk(KERN_ERR "codec_semaphore: semaphore is not ready [0x%x][0x%x]\n",
 532                         igetbyte(chip, ICHREG(ACC_SEMA)), igetdword(chip, ICHREG(GLOB_STA)));
 533         iagetword(chip, 0);     /* clear semaphore flag */
 534         /* I don't care about the semaphore */
 535         return -EBUSY;
 536 }
 537
 538 static void snd_intel8x0_codec_write(struct snd_ac97 *ac97,
 539                                      unsigned short reg,
 540                                      unsigned short val)
 541 {
 542         struct intel8x0 *chip = ac97->private_data;
 543
 544         if (snd_intel8x0_codec_semaphore(chip, ac97->num) < 0) {
 545                 if (! chip->in_ac97_init)
 546                         snd_printk(KERN_ERR "codec_write %d: semaphore is not ready for register 0x%x\n", ac97->num, reg);
 547         }
 548         iaputword(chip, reg + ac97->num * 0x80, val);
 549 }
 550
 551 static unsigned short snd_intel8x0_codec_read(struct snd_ac97 *ac97,
 552                                               unsigned short reg)
 553 {
 554         struct intel8x0 *chip = ac97->private_data;
 555         unsigned short res;
 556         unsigned int tmp;
 557
 558         if (snd_intel8x0_codec_semaphore(chip, ac97->num) < 0) {
 559                 if (! chip->in_ac97_init)
 560                         snd_printk(KERN_ERR "codec_read %d: semaphore is not ready for register 0x%x\n", ac97->num, reg);
 561                 res = 0xffff;
 562         } else {
 563                 res = iagetword(chip, reg + ac97->num * 0x80);
 564                 if ((tmp = igetdword(chip, ICHREG(GLOB_STA))) & ICH_RCS) {
 565                         /* reset RCS and preserve other R/WC bits */
 566                         iputdword(chip, ICHREG(GLOB_STA), tmp &
 567                                   ~(chip->codec_ready_bits | ICH_GSCI));
 568                         if (! chip->in_ac97_init)
 569                                 snd_printk(KERN_ERR "codec_read %d: read timeout for register 0x%x\n", ac97->num, reg);
 570                         res = 0xffff;
 571                 }
 572         }
 573         return res;
 574 }
 575
 576 static void __devinit snd_intel8x0_codec_read_test(struct intel8x0 *chip,
 577                                                    unsigned int codec)
 578 {
 579         unsigned int tmp;
 580
 581         if (snd_intel8x0_codec_semaphore(chip, codec) >= 0) {
 582                 iagetword(chip, codec * 0x80);
 583                 if ((tmp = igetdword(chip, ICHREG(GLOB_STA))) & ICH_RCS) {
 584                         /* reset RCS and preserve other R/WC bits */
 585                         iputdword(chip, ICHREG(GLOB_STA), tmp &
 586                                   ~(chip->codec_ready_bits | ICH_GSCI));
 587                 }
 588         }
 589 }
 590
 591 /*
 592  * access to AC97 for Ali5455
 593  */
 594 static int snd_intel8x0_ali_codec_ready(struct intel8x0 *chip, int mask)
 595 {
 596         int count = 0;
 597         for (count = 0; count < 0x7f; count++) {
 598                 int val = igetbyte(chip, ICHREG(ALI_CSPSR));
 599                 if (val & mask)
 600                         return 0;
 601         }
 602         if (! chip->in_ac97_init)
 603                 snd_printd(KERN_WARNING "intel8x0: AC97 codec ready timeout.\n");
 604         return -EBUSY;
 605 }
 606
 607 static int snd_intel8x0_ali_codec_semaphore(struct intel8x0 *chip)
 608 {
 609         int time = 100;
 610         if (chip->buggy_semaphore)
 611                 return 0; /* just ignore ... */
 612         while (time-- && (igetdword(chip, ICHREG(ALI_CAS)) & ALI_CAS_SEM_BUSY))
 613                 udelay(1);
 614         if (! time && ! chip->in_ac97_init)
 615                 snd_printk(KERN_WARNING "ali_codec_semaphore timeout\n");
 616         return snd_intel8x0_ali_codec_ready(chip, ALI_CSPSR_CODEC_READY);
 617 }
 618
 619 static unsigned short snd_intel8x0_ali_codec_read(struct snd_ac97 *ac97, unsigned short reg)
 620 {
 621         struct intel8x0 *chip = ac97->private_data;
 622         unsigned short data = 0xffff;
 623
 624         if (snd_intel8x0_ali_codec_semaphore(chip))
 625                 goto __err;
 626         reg |= ALI_CPR_ADDR_READ;
 627         if (ac97->num)
 628                 reg |= ALI_CPR_ADDR_SECONDARY;
 629         iputword(chip, ICHREG(ALI_CPR_ADDR), reg);
 630         if (snd_intel8x0_ali_codec_ready(chip, ALI_CSPSR_READ_OK))
 631                 goto __err;
 632         data = igetword(chip, ICHREG(ALI_SPR));
 633  __err:
 634         return data;
 635 }
 636
 637 static void snd_intel8x0_ali_codec_write(struct snd_ac97 *ac97, unsigned short reg,
 638                                          unsigned short val)
 639 {
 640         struct intel8x0 *chip = ac97->private_data;
 641
 642         if (snd_intel8x0_ali_codec_semaphore(chip))
 643                 return;
 644         iputword(chip, ICHREG(ALI_CPR), val);
 645         if (ac97->num)
 646                 reg |= ALI_CPR_ADDR_SECONDARY;
 647         iputword(chip, ICHREG(ALI_CPR_ADDR), reg);
 648         snd_intel8x0_ali_codec_ready(chip, ALI_CSPSR_WRITE_OK);
 649 }
 650
 651
 652 /*
 653  * DMA I/O
 654  */
 655 static void snd_intel8x0_setup_periods(struct intel8x0 *chip, struct ichdev *ichdev)
 656 {
 657         int idx;
 658         u32 *bdbar = ichdev->bdbar;
 659         unsigned long port = ichdev->reg_offset;
 660
 661         iputdword(chip, port + ICH_REG_OFF_BDBAR, ichdev->bdbar_addr);
 662         if (ichdev->size == ichdev->fragsize) {
 663                 ichdev->ack_reload = ichdev->ack = 2;
 664                 ichdev->fragsize1 = ichdev->fragsize >> 1;
 665                 for (idx = 0; idx < (ICH_REG_LVI_MASK + 1) * 2; idx += 4) {
 666                         bdbar[idx + 0] = cpu_to_le32(ichdev->physbuf);
 667                         bdbar[idx + 1] = cpu_to_le32(0x80000000 | /* interrupt on completion */
 668                                                      ichdev->fragsize1 >> ichdev->pos_shift);
 669                         bdbar[idx + 2] = cpu_to_le32(ichdev->physbuf + (ichdev->size >> 1));
 670                         bdbar[idx + 3] = cpu_to_le32(0x80000000 | /* interrupt on completion */
 671                                                      ichdev->fragsize1 >> ichdev->pos_shift);
 672                 }
 673                 ichdev->frags = 2;
 674         } else {
 675                 ichdev->ack_reload = ichdev->ack = 1;
 676                 ichdev->fragsize1 = ichdev->fragsize;
 677                 for (idx = 0; idx < (ICH_REG_LVI_MASK + 1) * 2; idx += 2) {
 678                         bdbar[idx + 0] = cpu_to_le32(ichdev->physbuf +
 679                                                      (((idx >> 1) * ichdev->fragsize) %
 680                                                       ichdev->size));
 681                         bdbar[idx + 1] = cpu_to_le32(0x80000000 | /* interrupt on completion */
 682                                                      ichdev->fragsize >> ichdev->pos_shift);
 683 #if 0
 684                         printk("bdbar[%i] = 0x%x [0x%x]\n",
 685                                idx + 0, bdbar[idx + 0], bdbar[idx + 1]);
 686 #endif
 687                 }
 688                 ichdev->frags = ichdev->size / ichdev->fragsize;
 689         }
 690         iputbyte(chip, port + ICH_REG_OFF_LVI, ichdev->lvi = ICH_REG_LVI_MASK);
 691         ichdev->civ = 0;
 692         iputbyte(chip, port + ICH_REG_OFF_CIV, 0);
 693         ichdev->lvi_frag = ICH_REG_LVI_MASK % ichdev->frags;
 694         ichdev->position = 0;
 695 #if 0
 696         printk("lvi_frag = %i, frags = %i, period_size = 0x%x, period_size1 = 0x%x\n",
 697                         ichdev->lvi_frag, ichdev->frags, ichdev->fragsize, ichdev->fragsize1);
 698 #endif
 699         /* clear interrupts */
 700         iputbyte(chip, port + ichdev->roff_sr, ICH_FIFOE | ICH_BCIS | ICH_LVBCI);
 701 }
 702
 703 #ifdef __i386__
 704 /*
 705  * Intel 82443MX running a 100MHz processor system bus has a hardware bug,
 706  * which aborts PCI busmaster for audio transfer.  A workaround is to set
 707  * the pages as non-cached.  For details, see the errata in
 708  *      http://www.intel.com/design/chipsets/specupdt/245051.htm
 709  */
 710 static void fill_nocache(void *buf, int size, int nocache)
 711 {
 712         size = (size + PAGE_SIZE - 1) >> PAGE_SHIFT;
 713         if (nocache)
 714                 set_pages_uc(virt_to_page(buf), size);
 715         else
 716                 set_pages_wb(virt_to_page(buf), size);
 717 }
 718 #else
 719 #define fill_nocache(buf, size, nocache) do { ; } while (0)
 720 #endif
 721
 722 /*
 723  *  Interrupt handler
 724  */
 725
 726 static inline void snd_intel8x0_update(struct intel8x0 *chip, struct ichdev *ichdev)
 727 {
 728         unsigned long port = ichdev->reg_offset;
 729         unsigned long flags;
 730         int status, civ, i, step;
 731         int ack = 0;
 732
 733         spin_lock_irqsave(&chip->reg_lock, flags);
 734         status = igetbyte(chip, port + ichdev->roff_sr);
 735         civ = igetbyte(chip, port + ICH_REG_OFF_CIV);
 736         if (!(status & ICH_BCIS)) {
 737                 step = 0;
 738         } else if (civ == ichdev->civ) {
 739                 // snd_printd("civ same %d\n", civ);
 740                 step = 1;
 741                 ichdev->civ++;
 742                 ichdev->civ &= ICH_REG_LVI_MASK;
 743         } else {
 744                 step = civ - ichdev->civ;
 745                 if (step < 0)
 746                         step += ICH_REG_LVI_MASK + 1;
 747                 // if (step != 1)
 748                 //      snd_printd("step = %d, %d -> %d\n", step, ichdev->civ, civ);
 749                 ichdev->civ = civ;
 750         }
 751
 752         ichdev->position += step * ichdev->fragsize1;
 753         if (! chip->in_measurement)
 754                 ichdev->position %= ichdev->size;
 755         ichdev->lvi += step;
 756         ichdev->lvi &= ICH_REG_LVI_MASK;
 757         iputbyte(chip, port + ICH_REG_OFF_LVI, ichdev->lvi);
 758         for (i = 0; i < step; i++) {
 759                 ichdev->lvi_frag++;
 760                 ichdev->lvi_frag %= ichdev->frags;
 761                 ichdev->bdbar[ichdev->lvi * 2] = cpu_to_le32(ichdev->physbuf + ichdev->lvi_frag * ichdev->fragsize1);
 762 #if 0
 763         printk("new: bdbar[%i] = 0x%x [0x%x], prefetch = %i, all = 0x%x, 0x%x\n",
 764                ichdev->lvi * 2, ichdev->bdbar[ichdev->lvi * 2],
 765                ichdev->bdbar[ichdev->lvi * 2 + 1], inb(ICH_REG_OFF_PIV + port),
 766                inl(port + 4), inb(port + ICH_REG_OFF_CR));
 767 #endif
 768                 if (--ichdev->ack == 0) {
 769                         ichdev->ack = ichdev->ack_reload;
 770                         ack = 1;
 771                 }
 772         }
 773         spin_unlock_irqrestore(&chip->reg_lock, flags);
 774         if (ack && ichdev->substream) {
 775                 snd_pcm_period_elapsed(ichdev->substream);
 776         }
 777         iputbyte(chip, port + ichdev->roff_sr,
 778                  status & (ICH_FIFOE | ICH_BCIS | ICH_LVBCI));
 779 }
 780
 781 static irqreturn_t snd_intel8x0_interrupt(int irq, void *dev_id)
 782 {
 783         struct intel8x0 *chip = dev_id;
 784         struct ichdev *ichdev;
 785         unsigned int status;
 786         unsigned int i;
 787
 788         status = igetdword(chip, chip->int_sta_reg);
 789         if (status == 0xffffffff)       /* we are not yet resumed */
 790                 return IRQ_NONE;
 791
 792         if ((status & chip->int_sta_mask) == 0) {
 793                 if (status) {
 794                         /* ack */
 795                         iputdword(chip, chip->int_sta_reg, status);
 796                         if (! chip->buggy_irq)
 797                                 status = 0;
 798                 }
 799                 return IRQ_RETVAL(status);
 800         }
 801
 802         for (i = 0; i < chip->bdbars_count; i++) {
 803                 ichdev = &chip->ichd[i];
 804                 if (status & ichdev->int_sta_mask)
 805                         snd_intel8x0_update(chip, ichdev);
 806         }
 807
 808         /* ack them */
 809         iputdword(chip, chip->int_sta_reg, status & chip->int_sta_mask);
 810
 811         return IRQ_HANDLED;
 812 }
 813
 814 /*
 815  *  PCM part
 816  */
 817
 818 static int snd_intel8x0_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
 819 {
 820         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
 821         struct ichdev *ichdev = get_ichdev(substream);
 822         unsigned char val = 0;
 823         unsigned long port = ichdev->reg_offset;
 824
 825         switch (cmd) {
 826         case SNDRV_PCM_TRIGGER_RESUME:
 827                 ichdev->suspended = 0;
 828                 /* fallthru */
 829         case SNDRV_PCM_TRIGGER_START:
 830                 val = ICH_IOCE | ICH_STARTBM;
 831                 break;
 832         case SNDRV_PCM_TRIGGER_SUSPEND:
 833                 ichdev->suspended = 1;
 834                 /* fallthru */
 835         case SNDRV_PCM_TRIGGER_STOP:
 836                 val = 0;
 837                 break;
 838         case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
 839                 val = ICH_IOCE;
 840                 break;
 841         case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
 842                 val = ICH_IOCE | ICH_STARTBM;
 843                 break;
 844         default:
 845                 return -EINVAL;
 846         }
 847         iputbyte(chip, port + ICH_REG_OFF_CR, val);
 848         if (cmd == SNDRV_PCM_TRIGGER_STOP) {
 849                 /* wait until DMA stopped */
 850                 while (!(igetbyte(chip, port + ichdev->roff_sr) & ICH_DCH)) ;
 851                 /* reset whole DMA things */
 852                 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_RESETREGS);
 853         }
 854         return 0;
 855 }
 856
 857 static int snd_intel8x0_ali_trigger(struct snd_pcm_substream *substream, int cmd)
 858 {
 859         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
 860         struct ichdev *ichdev = get_ichdev(substream);
 861         unsigned long port = ichdev->reg_offset;
 862         static int fiforeg[] = {
 863                 ICHREG(ALI_FIFOCR1), ICHREG(ALI_FIFOCR2), ICHREG(ALI_FIFOCR3)
 864         };
 865         unsigned int val, fifo;
 866
 867         val = igetdword(chip, ICHREG(ALI_DMACR));
 868         switch (cmd) {
 869         case SNDRV_PCM_TRIGGER_RESUME:
 870                 ichdev->suspended = 0;
 871                 /* fallthru */
 872         case SNDRV_PCM_TRIGGER_START:
 873         case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
 874                 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
 875                         /* clear FIFO for synchronization of channels */
 876                         fifo = igetdword(chip, fiforeg[ichdev->ali_slot / 4]);
 877                         fifo &= ~(0xff << (ichdev->ali_slot % 4));
 878                         fifo |= 0x83 << (ichdev->ali_slot % 4);
 879                         iputdword(chip, fiforeg[ichdev->ali_slot / 4], fifo);
 880                 }
 881                 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_IOCE);
 882                 val &= ~(1 << (ichdev->ali_slot + 16)); /* clear PAUSE flag */
 883                 /* start DMA */
 884                 iputdword(chip, ICHREG(ALI_DMACR), val | (1 << ichdev->ali_slot));
 885                 break;
 886         case SNDRV_PCM_TRIGGER_SUSPEND:
 887                 ichdev->suspended = 1;
 888                 /* fallthru */
 889         case SNDRV_PCM_TRIGGER_STOP:
 890         case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
 891                 /* pause */
 892                 iputdword(chip, ICHREG(ALI_DMACR), val | (1 << (ichdev->ali_slot + 16)));
 893                 iputbyte(chip, port + ICH_REG_OFF_CR, 0);
 894                 while (igetbyte(chip, port + ICH_REG_OFF_CR))
 895                         ;
 896                 if (cmd == SNDRV_PCM_TRIGGER_PAUSE_PUSH)
 897                         break;
 898                 /* reset whole DMA things */
 899                 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_RESETREGS);
 900                 /* clear interrupts */
 901                 iputbyte(chip, port + ICH_REG_OFF_SR,
 902                          igetbyte(chip, port + ICH_REG_OFF_SR) | 0x1e);
 903                 iputdword(chip, ICHREG(ALI_INTERRUPTSR),
 904                           igetdword(chip, ICHREG(ALI_INTERRUPTSR)) & ichdev->int_sta_mask);
 905                 break;
 906         default:
 907                 return -EINVAL;
 908         }
 909         return 0;
 910 }
 911
 912 static int snd_intel8x0_hw_params(struct snd_pcm_substream *substream,
 913                                   struct snd_pcm_hw_params *hw_params)
 914 {
 915         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
 916         struct ichdev *ichdev = get_ichdev(substream);
 917         struct snd_pcm_runtime *runtime = substream->runtime;
 918         int dbl = params_rate(hw_params) > 48000;
 919         int err;
 920
 921         if (chip->fix_nocache && ichdev->page_attr_changed) {
 922                 fill_nocache(runtime->dma_area, runtime->dma_bytes, 0); /* clear */
 923                 ichdev->page_attr_changed = 0;
 924         }
 925         err = snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(hw_params));
 926         if (err < 0)
 927                 return err;
 928         if (chip->fix_nocache) {
 929                 if (runtime->dma_area && ! ichdev->page_attr_changed) {
 930                         fill_nocache(runtime->dma_area, runtime->dma_bytes, 1);
 931                         ichdev->page_attr_changed = 1;
 932                 }
 933         }
 934         if (ichdev->pcm_open_flag) {
 935                 snd_ac97_pcm_close(ichdev->pcm);
 936                 ichdev->pcm_open_flag = 0;
 937         }
 938         err = snd_ac97_pcm_open(ichdev->pcm, params_rate(hw_params),
 939                                 params_channels(hw_params),
 940                                 ichdev->pcm->r[dbl].slots);
 941         if (err >= 0) {
 942                 ichdev->pcm_open_flag = 1;
 943                 /* Force SPDIF setting */
 944                 if (ichdev->ichd == ICHD_PCMOUT && chip->spdif_idx < 0)
 945                         snd_ac97_set_rate(ichdev->pcm->r[0].codec[0], AC97_SPDIF,
 946                                           params_rate(hw_params));
 947         }
 948         return err;
 949 }
 950
 951 static int snd_intel8x0_hw_free(struct snd_pcm_substream *substream)
 952 {
 953         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
 954         struct ichdev *ichdev = get_ichdev(substream);
 955
 956         if (ichdev->pcm_open_flag) {
 957                 snd_ac97_pcm_close(ichdev->pcm);
 958                 ichdev->pcm_open_flag = 0;
 959         }
 960         if (chip->fix_nocache && ichdev->page_attr_changed) {
 961                 fill_nocache(substream->runtime->dma_area, substream->runtime->dma_bytes, 0);
 962                 ichdev->page_attr_changed = 0;
 963         }
 964         return snd_pcm_lib_free_pages(substream);
 965 }
 966
 967 static void snd_intel8x0_setup_pcm_out(struct intel8x0 *chip,
 968                                        struct snd_pcm_runtime *runtime)
 969 {
 970         unsigned int cnt;
 971         int dbl = runtime->rate > 48000;
 972
 973         spin_lock_irq(&chip->reg_lock);
 974         switch (chip->device_type) {
 975         case DEVICE_ALI:
 976                 cnt = igetdword(chip, ICHREG(ALI_SCR));
 977                 cnt &= ~ICH_ALI_SC_PCM_246_MASK;
 978                 if (runtime->channels == 4 || dbl)
 979                         cnt |= ICH_ALI_SC_PCM_4;
 980                 else if (runtime->channels == 6)
 981                         cnt |= ICH_ALI_SC_PCM_6;
 982                 iputdword(chip, ICHREG(ALI_SCR), cnt);
 983                 break;
 984         case DEVICE_SIS:
 985                 cnt = igetdword(chip, ICHREG(GLOB_CNT));
 986                 cnt &= ~ICH_SIS_PCM_246_MASK;
 987                 if (runtime->channels == 4 || dbl)
 988                         cnt |= ICH_SIS_PCM_4;
 989                 else if (runtime->channels == 6)
 990                         cnt |= ICH_SIS_PCM_6;
 991                 iputdword(chip, ICHREG(GLOB_CNT), cnt);
 992                 break;
 993         default:
 994                 cnt = igetdword(chip, ICHREG(GLOB_CNT));
 995                 cnt &= ~(ICH_PCM_246_MASK | ICH_PCM_20BIT);
 996                 if (runtime->channels == 4 || dbl)
 997                         cnt |= ICH_PCM_4;
 998                 else if (runtime->channels == 6)
 999                         cnt |= ICH_PCM_6;
1000                 if (chip->device_type == DEVICE_NFORCE) {
1001                         /* reset to 2ch once to keep the 6 channel data in alignment,
1002                          * to start from Front Left always
1003                          */
1004                         if (cnt & ICH_PCM_246_MASK) {
1005                                 iputdword(chip, ICHREG(GLOB_CNT), cnt & ~ICH_PCM_246_MASK);
1006                                 spin_unlock_irq(&chip->reg_lock);
1007                                 msleep(50); /* grrr... */
1008                                 spin_lock_irq(&chip->reg_lock);
1009                         }
1010                 } else if (chip->device_type == DEVICE_INTEL_ICH4) {
1011                         if (runtime->sample_bits > 16)
1012                                 cnt |= ICH_PCM_20BIT;
1013                 }
1014                 iputdword(chip, ICHREG(GLOB_CNT), cnt);
1015                 break;
1016         }
1017         spin_unlock_irq(&chip->reg_lock);
1018 }
1019
1020 static int snd_intel8x0_pcm_prepare(struct snd_pcm_substream *substream)
1021 {
1022         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1023         struct snd_pcm_runtime *runtime = substream->runtime;
1024         struct ichdev *ichdev = get_ichdev(substream);
1025
1026         ichdev->physbuf = runtime->dma_addr;
1027         ichdev->size = snd_pcm_lib_buffer_bytes(substream);
1028         ichdev->fragsize = snd_pcm_lib_period_bytes(substream);
1029         if (ichdev->ichd == ICHD_PCMOUT) {
1030                 snd_intel8x0_setup_pcm_out(chip, runtime);
1031                 if (chip->device_type == DEVICE_INTEL_ICH4)
1032                         ichdev->pos_shift = (runtime->sample_bits > 16) ? 2 : 1;
1033         }
1034         snd_intel8x0_setup_periods(chip, ichdev);
1035         return 0;
1036 }
1037
1038 static snd_pcm_uframes_t snd_intel8x0_pcm_pointer(struct snd_pcm_substream *substream)
1039 {
1040         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1041         struct ichdev *ichdev = get_ichdev(substream);
1042         size_t ptr1, ptr;
1043         int civ, timeout = 100;
1044         unsigned int position;
1045
1046         spin_lock(&chip->reg_lock);
1047         do {
1048                 civ = igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV);
1049                 ptr1 = igetword(chip, ichdev->reg_offset + ichdev->roff_picb);
1050                 position = ichdev->position;
1051                 if (ptr1 == 0) {
1052                         udelay(10);
1053                         continue;
1054                 }
1055                 if (civ == igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV) &&
1056                     ptr1 == igetword(chip, ichdev->reg_offset + ichdev->roff_picb))
1057                         break;
1058         } while (timeout--);
1059         ptr1 <<= ichdev->pos_shift;
1060         ptr = ichdev->fragsize1 - ptr1;
1061         ptr += position;
1062         spin_unlock(&chip->reg_lock);
1063         if (ptr >= ichdev->size)
1064                 return 0;
1065         return bytes_to_frames(substream->runtime, ptr);
1066 }
1067
1068 static struct snd_pcm_hardware snd_intel8x0_stream =
1069 {
1070         .info =                 (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
1071                                  SNDRV_PCM_INFO_BLOCK_TRANSFER |
1072                                  SNDRV_PCM_INFO_MMAP_VALID |
1073                                  SNDRV_PCM_INFO_PAUSE |
1074                                  SNDRV_PCM_INFO_RESUME),
1075         .formats =              SNDRV_PCM_FMTBIT_S16_LE,
1076         .rates =                SNDRV_PCM_RATE_48000,
1077         .rate_min =             48000,
1078         .rate_max =             48000,
1079         .channels_min =         2,
1080         .channels_max =         2,
1081         .buffer_bytes_max =     128 * 1024,
1082         .period_bytes_min =     32,
1083         .period_bytes_max =     128 * 1024,
1084         .periods_min =          1,
1085         .periods_max =          1024,
1086         .fifo_size =            0,
1087 };
1088
1089 static unsigned int channels4[] = {
1090         2, 4,
1091 };
1092
1093 static struct snd_pcm_hw_constraint_list hw_constraints_channels4 = {
1094         .count = ARRAY_SIZE(channels4),
1095         .list = channels4,
1096         .mask = 0,
1097 };
1098
1099 static unsigned int channels6[] = {
1100         2, 4, 6,
1101 };
1102
1103 static struct snd_pcm_hw_constraint_list hw_constraints_channels6 = {
1104         .count = ARRAY_SIZE(channels6),
1105         .list = channels6,
1106         .mask = 0,
1107 };
1108
1109 static int snd_intel8x0_pcm_open(struct snd_pcm_substream *substream, struct ichdev *ichdev)
1110 {
1111         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1112         struct snd_pcm_runtime *runtime = substream->runtime;
1113         int err;
1114
1115         ichdev->substream = substream;
1116         runtime->hw = snd_intel8x0_stream;
1117         runtime->hw.rates = ichdev->pcm->rates;
1118         snd_pcm_limit_hw_rates(runtime);
1119         if (chip->device_type == DEVICE_SIS) {
1120                 runtime->hw.buffer_bytes_max = 64*1024;
1121                 runtime->hw.period_bytes_max = 64*1024;
1122         }
1123         if ((err = snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS)) < 0)
1124                 return err;
1125         runtime->private_data = ichdev;
1126         return 0;
1127 }
1128
1129 static int snd_intel8x0_playback_open(struct snd_pcm_substream *substream)
1130 {
1131         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1132         struct snd_pcm_runtime *runtime = substream->runtime;
1133         int err;
1134
1135         err = snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_PCMOUT]);
1136         if (err < 0)
1137                 return err;
1138
1139         if (chip->multi6) {
1140                 runtime->hw.channels_max = 6;
1141                 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS,
1142                                            &hw_constraints_channels6);
1143         } else if (chip->multi4) {
1144                 runtime->hw.channels_max = 4;
1145                 snd_pcm_hw_constraint_list(runtime, 0, SNDRV_PCM_HW_PARAM_CHANNELS,
1146                                            &hw_constraints_channels4);
1147         }
1148         if (chip->dra) {
1149                 snd_ac97_pcm_double_rate_rules(runtime);
1150         }
1151         if (chip->smp20bit) {
1152                 runtime->hw.formats |= SNDRV_PCM_FMTBIT_S32_LE;
1153                 snd_pcm_hw_constraint_msbits(runtime, 0, 32, 20);
1154         }
1155         return 0;
1156 }
1157
1158 static int snd_intel8x0_playback_close(struct snd_pcm_substream *substream)
1159 {
1160         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1161
1162         chip->ichd[ICHD_PCMOUT].substream = NULL;
1163         return 0;
1164 }
1165
1166 static int snd_intel8x0_capture_open(struct snd_pcm_substream *substream)
1167 {
1168         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1169
1170         return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_PCMIN]);
1171 }
1172
1173 static int snd_intel8x0_capture_close(struct snd_pcm_substream *substream)
1174 {
1175         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1176
1177         chip->ichd[ICHD_PCMIN].substream = NULL;
1178         return 0;
1179 }
1180
1181 static int snd_intel8x0_mic_open(struct snd_pcm_substream *substream)
1182 {
1183         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1184
1185         return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_MIC]);
1186 }
1187
1188 static int snd_intel8x0_mic_close(struct snd_pcm_substream *substream)
1189 {
1190         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1191
1192         chip->ichd[ICHD_MIC].substream = NULL;
1193         return 0;
1194 }
1195
1196 static int snd_intel8x0_mic2_open(struct snd_pcm_substream *substream)
1197 {
1198         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1199
1200         return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_MIC2]);
1201 }
1202
1203 static int snd_intel8x0_mic2_close(struct snd_pcm_substream *substream)
1204 {
1205         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1206
1207         chip->ichd[ICHD_MIC2].substream = NULL;
1208         return 0;
1209 }
1210
1211 static int snd_intel8x0_capture2_open(struct snd_pcm_substream *substream)
1212 {
1213         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1214
1215         return snd_intel8x0_pcm_open(substream, &chip->ichd[ICHD_PCM2IN]);
1216 }
1217
1218 static int snd_intel8x0_capture2_close(struct snd_pcm_substream *substream)
1219 {
1220         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1221
1222         chip->ichd[ICHD_PCM2IN].substream = NULL;
1223         return 0;
1224 }
1225
1226 static int snd_intel8x0_spdif_open(struct snd_pcm_substream *substream)
1227 {
1228         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1229         int idx = chip->device_type == DEVICE_NFORCE ? NVD_SPBAR : ICHD_SPBAR;
1230
1231         return snd_intel8x0_pcm_open(substream, &chip->ichd[idx]);
1232 }
1233
1234 static int snd_intel8x0_spdif_close(struct snd_pcm_substream *substream)
1235 {
1236         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1237         int idx = chip->device_type == DEVICE_NFORCE ? NVD_SPBAR : ICHD_SPBAR;
1238
1239         chip->ichd[idx].substream = NULL;
1240         return 0;
1241 }
1242
1243 static int snd_intel8x0_ali_ac97spdifout_open(struct snd_pcm_substream *substream)
1244 {
1245         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1246         unsigned int val;
1247
1248         spin_lock_irq(&chip->reg_lock);
1249         val = igetdword(chip, ICHREG(ALI_INTERFACECR));
1250         val |= ICH_ALI_IF_AC97SP;
1251         iputdword(chip, ICHREG(ALI_INTERFACECR), val);
1252         /* also needs to set ALI_SC_CODEC_SPDF correctly */
1253         spin_unlock_irq(&chip->reg_lock);
1254
1255         return snd_intel8x0_pcm_open(substream, &chip->ichd[ALID_AC97SPDIFOUT]);
1256 }
1257
1258 static int snd_intel8x0_ali_ac97spdifout_close(struct snd_pcm_substream *substream)
1259 {
1260         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1261         unsigned int val;
1262
1263         chip->ichd[ALID_AC97SPDIFOUT].substream = NULL;
1264         spin_lock_irq(&chip->reg_lock);
1265         val = igetdword(chip, ICHREG(ALI_INTERFACECR));
1266         val &= ~ICH_ALI_IF_AC97SP;
1267         iputdword(chip, ICHREG(ALI_INTERFACECR), val);
1268         spin_unlock_irq(&chip->reg_lock);
1269
1270         return 0;
1271 }
1272
1273 #if 0 // NYI
1274 static int snd_intel8x0_ali_spdifin_open(struct snd_pcm_substream *substream)
1275 {
1276         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1277
1278         return snd_intel8x0_pcm_open(substream, &chip->ichd[ALID_SPDIFIN]);
1279 }
1280
1281 static int snd_intel8x0_ali_spdifin_close(struct snd_pcm_substream *substream)
1282 {
1283         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1284
1285         chip->ichd[ALID_SPDIFIN].substream = NULL;
1286         return 0;
1287 }
1288
1289 static int snd_intel8x0_ali_spdifout_open(struct snd_pcm_substream *substream)
1290 {
1291         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1292
1293         return snd_intel8x0_pcm_open(substream, &chip->ichd[ALID_SPDIFOUT]);
1294 }
1295
1296 static int snd_intel8x0_ali_spdifout_close(struct snd_pcm_substream *substream)
1297 {
1298         struct intel8x0 *chip = snd_pcm_substream_chip(substream);
1299
1300         chip->ichd[ALID_SPDIFOUT].substream = NULL;
1301         return 0;
1302 }
1303 #endif
1304
1305 static struct snd_pcm_ops snd_intel8x0_playback_ops = {
1306         .open =         snd_intel8x0_playback_open,
1307         .close =        snd_intel8x0_playback_close,
1308         .ioctl =        snd_pcm_lib_ioctl,
1309         .hw_params =    snd_intel8x0_hw_params,
1310         .hw_free =      snd_intel8x0_hw_free,
1311         .prepare =      snd_intel8x0_pcm_prepare,
1312         .trigger =      snd_intel8x0_pcm_trigger,
1313         .pointer =      snd_intel8x0_pcm_pointer,
1314 };
1315
1316 static struct snd_pcm_ops snd_intel8x0_capture_ops = {
1317         .open =         snd_intel8x0_capture_open,
1318         .close =        snd_intel8x0_capture_close,
1319         .ioctl =        snd_pcm_lib_ioctl,
1320         .hw_params =    snd_intel8x0_hw_params,
1321         .hw_free =      snd_intel8x0_hw_free,
1322         .prepare =      snd_intel8x0_pcm_prepare,
1323         .trigger =      snd_intel8x0_pcm_trigger,
1324         .pointer =      snd_intel8x0_pcm_pointer,
1325 };
1326
1327 static struct snd_pcm_ops snd_intel8x0_capture_mic_ops = {
1328         .open =         snd_intel8x0_mic_open,
1329         .close =        snd_intel8x0_mic_close,
1330         .ioctl =        snd_pcm_lib_ioctl,
1331         .hw_params =    snd_intel8x0_hw_params,
1332         .hw_free =      snd_intel8x0_hw_free,
1333         .prepare =      snd_intel8x0_pcm_prepare,
1334         .trigger =      snd_intel8x0_pcm_trigger,
1335         .pointer =      snd_intel8x0_pcm_pointer,
1336 };
1337
1338 static struct snd_pcm_ops snd_intel8x0_capture_mic2_ops = {
1339         .open =         snd_intel8x0_mic2_open,
1340         .close =        snd_intel8x0_mic2_close,
1341         .ioctl =        snd_pcm_lib_ioctl,
1342         .hw_params =    snd_intel8x0_hw_params,
1343         .hw_free =      snd_intel8x0_hw_free,
1344         .prepare =      snd_intel8x0_pcm_prepare,
1345         .trigger =      snd_intel8x0_pcm_trigger,
1346         .pointer =      snd_intel8x0_pcm_pointer,
1347 };
1348
1349 static struct snd_pcm_ops snd_intel8x0_capture2_ops = {
1350         .open =         snd_intel8x0_capture2_open,
1351         .close =        snd_intel8x0_capture2_close,
1352         .ioctl =        snd_pcm_lib_ioctl,
1353         .hw_params =    snd_intel8x0_hw_params,
1354         .hw_free =      snd_intel8x0_hw_free,
1355         .prepare =      snd_intel8x0_pcm_prepare,
1356         .trigger =      snd_intel8x0_pcm_trigger,
1357         .pointer =      snd_intel8x0_pcm_pointer,
1358 };
1359
1360 static struct snd_pcm_ops snd_intel8x0_spdif_ops = {
1361         .open =         snd_intel8x0_spdif_open,
1362         .close =        snd_intel8x0_spdif_close,
1363         .ioctl =        snd_pcm_lib_ioctl,
1364         .hw_params =    snd_intel8x0_hw_params,
1365         .hw_free =      snd_intel8x0_hw_free,
1366         .prepare =      snd_intel8x0_pcm_prepare,
1367         .trigger =      snd_intel8x0_pcm_trigger,
1368         .pointer =      snd_intel8x0_pcm_pointer,
1369 };
1370
1371 static struct snd_pcm_ops snd_intel8x0_ali_playback_ops = {
1372         .open =         snd_intel8x0_playback_open,
1373         .close =        snd_intel8x0_playback_close,
1374         .ioctl =        snd_pcm_lib_ioctl,
1375         .hw_params =    snd_intel8x0_hw_params,
1376         .hw_free =      snd_intel8x0_hw_free,
1377         .prepare =      snd_intel8x0_pcm_prepare,
1378         .trigger =      snd_intel8x0_ali_trigger,
1379         .pointer =      snd_intel8x0_pcm_pointer,
1380 };
1381
1382 static struct snd_pcm_ops snd_intel8x0_ali_capture_ops = {
1383         .open =         snd_intel8x0_capture_open,
1384         .close =        snd_intel8x0_capture_close,
1385         .ioctl =        snd_pcm_lib_ioctl,
1386         .hw_params =    snd_intel8x0_hw_params,
1387         .hw_free =      snd_intel8x0_hw_free,
1388         .prepare =      snd_intel8x0_pcm_prepare,
1389         .trigger =      snd_intel8x0_ali_trigger,
1390         .pointer =      snd_intel8x0_pcm_pointer,
1391 };
1392
1393 static struct snd_pcm_ops snd_intel8x0_ali_capture_mic_ops = {
1394         .open =         snd_intel8x0_mic_open,
1395         .close =        snd_intel8x0_mic_close,
1396         .ioctl =        snd_pcm_lib_ioctl,
1397         .hw_params =    snd_intel8x0_hw_params,
1398         .hw_free =      snd_intel8x0_hw_free,
1399         .prepare =      snd_intel8x0_pcm_prepare,
1400         .trigger =      snd_intel8x0_ali_trigger,
1401         .pointer =      snd_intel8x0_pcm_pointer,
1402 };
1403
1404 static struct snd_pcm_ops snd_intel8x0_ali_ac97spdifout_ops = {
1405         .open =         snd_intel8x0_ali_ac97spdifout_open,
1406         .close =        snd_intel8x0_ali_ac97spdifout_close,
1407         .ioctl =        snd_pcm_lib_ioctl,
1408         .hw_params =    snd_intel8x0_hw_params,
1409         .hw_free =      snd_intel8x0_hw_free,
1410         .prepare =      snd_intel8x0_pcm_prepare,
1411         .trigger =      snd_intel8x0_ali_trigger,
1412         .pointer =      snd_intel8x0_pcm_pointer,
1413 };
1414
1415 #if 0 // NYI
1416 static struct snd_pcm_ops snd_intel8x0_ali_spdifin_ops = {
1417         .open =         snd_intel8x0_ali_spdifin_open,
1418         .close =        snd_intel8x0_ali_spdifin_close,
1419         .ioctl =        snd_pcm_lib_ioctl,
1420         .hw_params =    snd_intel8x0_hw_params,
1421         .hw_free =      snd_intel8x0_hw_free,
1422         .prepare =      snd_intel8x0_pcm_prepare,
1423         .trigger =      snd_intel8x0_pcm_trigger,
1424         .pointer =      snd_intel8x0_pcm_pointer,
1425 };
1426
1427 static struct snd_pcm_ops snd_intel8x0_ali_spdifout_ops = {
1428         .open =         snd_intel8x0_ali_spdifout_open,
1429         .close =        snd_intel8x0_ali_spdifout_close,
1430         .ioctl =        snd_pcm_lib_ioctl,
1431         .hw_params =    snd_intel8x0_hw_params,
1432         .hw_free =      snd_intel8x0_hw_free,
1433         .prepare =      snd_intel8x0_pcm_prepare,
1434         .trigger =      snd_intel8x0_pcm_trigger,
1435         .pointer =      snd_intel8x0_pcm_pointer,
1436 };
1437 #endif // NYI
1438
1439 struct ich_pcm_table {
1440         char *suffix;
1441         struct snd_pcm_ops *playback_ops;
1442         struct snd_pcm_ops *capture_ops;
1443         size_t prealloc_size;
1444         size_t prealloc_max_size;
1445         int ac97_idx;
1446 };
1447
1448 static int __devinit snd_intel8x0_pcm1(struct intel8x0 *chip, int device,
1449                                        struct ich_pcm_table *rec)
1450 {
1451         struct snd_pcm *pcm;
1452         int err;
1453         char name[32];
1454
1455         if (rec->suffix)
1456                 sprintf(name, "Intel ICH - %s", rec->suffix);
1457         else
1458                 strcpy(name, "Intel ICH");
1459         err = snd_pcm_new(chip->card, name, device,
1460                           rec->playback_ops ? 1 : 0,
1461                           rec->capture_ops ? 1 : 0, &pcm);
1462         if (err < 0)
1463                 return err;
1464
1465         if (rec->playback_ops)
1466                 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, rec->playback_ops);
1467         if (rec->capture_ops)
1468                 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, rec->capture_ops);
1469
1470         pcm->private_data = chip;
1471         pcm->info_flags = 0;
1472         if (rec->suffix)
1473                 sprintf(pcm->name, "%s - %s", chip->card->shortname, rec->suffix);
1474         else
1475                 strcpy(pcm->name, chip->card->shortname);
1476         chip->pcm[device] = pcm;
1477
1478         snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1479                                               snd_dma_pci_data(chip->pci),
1480                                               rec->prealloc_size, rec->prealloc_max_size);
1481
1482         return 0;
1483 }
1484
1485 static struct ich_pcm_table intel_pcms[] __devinitdata = {
1486         {
1487                 .playback_ops = &snd_intel8x0_playback_ops,
1488                 .capture_ops = &snd_intel8x0_capture_ops,
1489                 .prealloc_size = 64 * 1024,
1490                 .prealloc_max_size = 128 * 1024,
1491         },
1492         {
1493                 .suffix = "MIC ADC",
1494                 .capture_ops = &snd_intel8x0_capture_mic_ops,
1495                 .prealloc_size = 0,
1496                 .prealloc_max_size = 128 * 1024,
1497                 .ac97_idx = ICHD_MIC,
1498         },
1499         {
1500                 .suffix = "MIC2 ADC",
1501                 .capture_ops = &snd_intel8x0_capture_mic2_ops,
1502                 .prealloc_size = 0,
1503                 .prealloc_max_size = 128 * 1024,
1504                 .ac97_idx = ICHD_MIC2,
1505         },
1506         {
1507                 .suffix = "ADC2",
1508                 .capture_ops = &snd_intel8x0_capture2_ops,
1509                 .prealloc_size = 0,
1510                 .prealloc_max_size = 128 * 1024,
1511                 .ac97_idx = ICHD_PCM2IN,
1512         },
1513         {
1514                 .suffix = "IEC958",
1515                 .playback_ops = &snd_intel8x0_spdif_ops,
1516                 .prealloc_size = 64 * 1024,
1517                 .prealloc_max_size = 128 * 1024,
1518                 .ac97_idx = ICHD_SPBAR,
1519         },
1520 };
1521
1522 static struct ich_pcm_table nforce_pcms[] __devinitdata = {
1523         {
1524                 .playback_ops = &snd_intel8x0_playback_ops,
1525                 .capture_ops = &snd_intel8x0_capture_ops,
1526                 .prealloc_size = 64 * 1024,
1527                 .prealloc_max_size = 128 * 1024,
1528         },
1529         {
1530                 .suffix = "MIC ADC",
1531                 .capture_ops = &snd_intel8x0_capture_mic_ops,
1532                 .prealloc_size = 0,
1533                 .prealloc_max_size = 128 * 1024,
1534                 .ac97_idx = NVD_MIC,
1535         },
1536         {
1537                 .suffix = "IEC958",
1538                 .playback_ops = &snd_intel8x0_spdif_ops,
1539                 .prealloc_size = 64 * 1024,
1540                 .prealloc_max_size = 128 * 1024,
1541                 .ac97_idx = NVD_SPBAR,
1542         },
1543 };
1544
1545 static struct ich_pcm_table ali_pcms[] __devinitdata = {
1546         {
1547                 .playback_ops = &snd_intel8x0_ali_playback_ops,
1548                 .capture_ops = &snd_intel8x0_ali_capture_ops,
1549                 .prealloc_size = 64 * 1024,
1550                 .prealloc_max_size = 128 * 1024,
1551         },
1552         {
1553                 .suffix = "MIC ADC",
1554                 .capture_ops = &snd_intel8x0_ali_capture_mic_ops,
1555                 .prealloc_size = 0,
1556                 .prealloc_max_size = 128 * 1024,
1557                 .ac97_idx = ALID_MIC,
1558         },
1559         {
1560                 .suffix = "IEC958",
1561                 .playback_ops = &snd_intel8x0_ali_ac97spdifout_ops,
1562                 /* .capture_ops = &snd_intel8x0_ali_spdifin_ops, */
1563                 .prealloc_size = 64 * 1024,
1564                 .prealloc_max_size = 128 * 1024,
1565                 .ac97_idx = ALID_AC97SPDIFOUT,
1566         },
1567 #if 0 // NYI
1568         {
1569                 .suffix = "HW IEC958",
1570                 .playback_ops = &snd_intel8x0_ali_spdifout_ops,
1571                 .prealloc_size = 64 * 1024,
1572                 .prealloc_max_size = 128 * 1024,
1573         },
1574 #endif
1575 };
1576
1577 static int __devinit snd_intel8x0_pcm(struct intel8x0 *chip)
1578 {
1579         int i, tblsize, device, err;
1580         struct ich_pcm_table *tbl, *rec;
1581
1582         switch (chip->device_type) {
1583         case DEVICE_INTEL_ICH4:
1584                 tbl = intel_pcms;
1585                 tblsize = ARRAY_SIZE(intel_pcms);
1586                 if (spdif_aclink)
1587                         tblsize--;
1588                 break;
1589         case DEVICE_NFORCE:
1590                 tbl = nforce_pcms;
1591                 tblsize = ARRAY_SIZE(nforce_pcms);
1592                 if (spdif_aclink)
1593                         tblsize--;
1594                 break;
1595         case DEVICE_ALI:
1596                 tbl = ali_pcms;
1597                 tblsize = ARRAY_SIZE(ali_pcms);
1598                 break;
1599         default:
1600                 tbl = intel_pcms;
1601                 tblsize = 2;
1602                 break;
1603         }
1604
1605         device = 0;
1606         for (i = 0; i < tblsize; i++) {
1607                 rec = tbl + i;
1608                 if (i > 0 && rec->ac97_idx) {
1609                         /* activate PCM only when associated AC'97 codec */
1610                         if (! chip->ichd[rec->ac97_idx].pcm)
1611                                 continue;
1612                 }
1613                 err = snd_intel8x0_pcm1(chip, device, rec);
1614                 if (err < 0)
1615                         return err;
1616                 device++;
1617         }
1618
1619         chip->pcm_devs = device;
1620         return 0;
1621 }
1622
1623
1624 /*
1625  *  Mixer part
1626  */
1627
1628 static void snd_intel8x0_mixer_free_ac97_bus(struct snd_ac97_bus *bus)
1629 {
1630         struct intel8x0 *chip = bus->private_data;
1631         chip->ac97_bus = NULL;
1632 }
1633
1634 static void snd_intel8x0_mixer_free_ac97(struct snd_ac97 *ac97)
1635 {
1636         struct intel8x0 *chip = ac97->private_data;
1637         chip->ac97[ac97->num] = NULL;
1638 }
1639
1640 static struct ac97_pcm ac97_pcm_defs[] __devinitdata = {
1641         /* front PCM */
1642         {
1643                 .exclusive = 1,
1644                 .r = {  {
1645                                 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1646                                          (1 << AC97_SLOT_PCM_RIGHT) |
1647                                          (1 << AC97_SLOT_PCM_CENTER) |
1648                                          (1 << AC97_SLOT_PCM_SLEFT) |
1649                                          (1 << AC97_SLOT_PCM_SRIGHT) |
1650                                          (1 << AC97_SLOT_LFE)
1651                         },
1652                         {
1653                                 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1654                                          (1 << AC97_SLOT_PCM_RIGHT) |
1655                                          (1 << AC97_SLOT_PCM_LEFT_0) |
1656                                          (1 << AC97_SLOT_PCM_RIGHT_0)
1657                         }
1658                 }
1659         },
1660         /* PCM IN #1 */
1661         {
1662                 .stream = 1,
1663                 .exclusive = 1,
1664                 .r = {  {
1665                                 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1666                                          (1 << AC97_SLOT_PCM_RIGHT)
1667                         }
1668                 }
1669         },
1670         /* MIC IN #1 */
1671         {
1672                 .stream = 1,
1673                 .exclusive = 1,
1674                 .r = {  {
1675                                 .slots = (1 << AC97_SLOT_MIC)
1676                         }
1677                 }
1678         },
1679         /* S/PDIF PCM */
1680         {
1681                 .exclusive = 1,
1682                 .spdif = 1,
1683                 .r = {  {
1684                                 .slots = (1 << AC97_SLOT_SPDIF_LEFT2) |
1685                                          (1 << AC97_SLOT_SPDIF_RIGHT2)
1686                         }
1687                 }
1688         },
1689         /* PCM IN #2 */
1690         {
1691                 .stream = 1,
1692                 .exclusive = 1,
1693                 .r = {  {
1694                                 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1695                                          (1 << AC97_SLOT_PCM_RIGHT)
1696                         }
1697                 }
1698         },
1699         /* MIC IN #2 */
1700         {
1701                 .stream = 1,
1702                 .exclusive = 1,
1703                 .r = {  {
1704                                 .slots = (1 << AC97_SLOT_MIC)
1705                         }
1706                 }
1707         },
1708 };
1709
1710 static struct ac97_quirk ac97_quirks[] __devinitdata = {
1711         {
1712                 .subvendor = 0x0e11,
1713                 .subdevice = 0x008a,
1714                 .name = "Compaq Evo W4000",     /* AD1885 */
1715                 .type = AC97_TUNE_HP_ONLY
1716         },
1717         {
1718                 .subvendor = 0x0e11,
1719                 .subdevice = 0x00b8,
1720                 .name = "Compaq Evo D510C",
1721                 .type = AC97_TUNE_HP_ONLY
1722         },
1723         {
1724                 .subvendor = 0x0e11,
1725                 .subdevice = 0x0860,
1726                 .name = "HP/Compaq nx7010",
1727                 .type = AC97_TUNE_MUTE_LED
1728         },
1729         {
1730                 .subvendor = 0x1014,
1731                 .subdevice = 0x1f00,
1732                 .name = "MS-9128",
1733                 .type = AC97_TUNE_ALC_JACK
1734         },
1735         {
1736                 .subvendor = 0x1014,
1737                 .subdevice = 0x0267,
1738                 .name = "IBM NetVista A30p",    /* AD1981B */
1739                 .type = AC97_TUNE_HP_ONLY
1740         },
1741         {
1742                 .subvendor = 0x1025,
1743                 .subdevice = 0x0082,
1744                 .name = "Acer Travelmate 2310",
1745                 .type = AC97_TUNE_HP_ONLY
1746         },
1747         {
1748                 .subvendor = 0x1025,
1749                 .subdevice = 0x0083,
1750                 .name = "Acer Aspire 3003LCi",
1751                 .type = AC97_TUNE_HP_ONLY
1752         },
1753         {
1754                 .subvendor = 0x1028,
1755                 .subdevice = 0x00d8,
1756                 .name = "Dell Precision 530",   /* AD1885 */
1757                 .type = AC97_TUNE_HP_ONLY
1758         },
1759         {
1760                 .subvendor = 0x1028,
1761                 .subdevice = 0x010d,
1762                 .name = "Dell", /* which model?  AD1885 */
1763                 .type = AC97_TUNE_HP_ONLY
1764         },
1765         {
1766                 .subvendor = 0x1028,
1767                 .subdevice = 0x0126,
1768                 .name = "Dell Optiplex GX260",  /* AD1981A */
1769                 .type = AC97_TUNE_HP_ONLY
1770         },
1771         {
1772                 .subvendor = 0x1028,
1773                 .subdevice = 0x012c,
1774                 .name = "Dell Precision 650",   /* AD1981A */
1775                 .type = AC97_TUNE_HP_ONLY
1776         },
1777         {
1778                 .subvendor = 0x1028,
1779                 .subdevice = 0x012d,
1780                 .name = "Dell Precision 450",   /* AD1981B*/
1781                 .type = AC97_TUNE_HP_ONLY
1782         },
1783         {
1784                 .subvendor = 0x1028,
1785                 .subdevice = 0x0147,
1786                 .name = "Dell", /* which model?  AD1981B*/
1787                 .type = AC97_TUNE_HP_ONLY
1788         },
1789         {
1790                 .subvendor = 0x1028,
1791                 .subdevice = 0x0151,
1792                 .name = "Dell Optiplex GX270",  /* AD1981B */
1793                 .type = AC97_TUNE_HP_ONLY
1794         },
1795         {
1796                 .subvendor = 0x1028,
1797                 .subdevice = 0x014e,
1798                 .name = "Dell D800", /* STAC9750/51 */
1799                 .type = AC97_TUNE_HP_ONLY
1800         },
1801         {
1802                 .subvendor = 0x1028,
1803                 .subdevice = 0x0163,
1804                 .name = "Dell Unknown", /* STAC9750/51 */
1805                 .type = AC97_TUNE_HP_ONLY
1806         },
1807         {
1808                 .subvendor = 0x1028,
1809                 .subdevice = 0x0186,
1810                 .name = "Dell Latitude D810", /* cf. Malone #41015 */
1811                 .type = AC97_TUNE_HP_MUTE_LED
1812         },
1813         {
1814                 .subvendor = 0x1028,
1815                 .subdevice = 0x0188,
1816                 .name = "Dell Inspiron 6000",
1817                 .type = AC97_TUNE_HP_MUTE_LED /* cf. Malone #41015 */
1818         },
1819         {
1820                 .subvendor = 0x1028,
1821                 .subdevice = 0x0191,
1822                 .name = "Dell Inspiron 8600",
1823                 .type = AC97_TUNE_HP_ONLY
1824         },
1825         {
1826                 .subvendor = 0x103c,
1827                 .subdevice = 0x006d,
1828                 .name = "HP zv5000",
1829                 .type = AC97_TUNE_MUTE_LED      /*AD1981B*/
1830         },
1831         {       /* FIXME: which codec? */
1832                 .subvendor = 0x103c,
1833                 .subdevice = 0x00c3,
1834                 .name = "HP xw6000",
1835                 .type = AC97_TUNE_HP_ONLY
1836         },
1837         {
1838                 .subvendor = 0x103c,
1839                 .subdevice = 0x088c,
1840                 .name = "HP nc8000",
1841                 .type = AC97_TUNE_HP_MUTE_LED
1842         },
1843         {
1844                 .subvendor = 0x103c,
1845                 .subdevice = 0x0890,
1846                 .name = "HP nc6000",
1847                 .type = AC97_TUNE_MUTE_LED
1848         },
1849         {
1850                 .subvendor = 0x103c,
1851                 .subdevice = 0x0934,
1852                 .name = "HP nx8220",
1853                 .type = AC97_TUNE_MUTE_LED
1854         },
1855         {
1856                 .subvendor = 0x103c,
1857                 .subdevice = 0x129d,
1858                 .name = "HP xw8000",
1859                 .type = AC97_TUNE_HP_ONLY
1860         },
1861         {
1862                 .subvendor = 0x103c,
1863                 .subdevice = 0x0938,
1864                 .name = "HP nc4200",
1865                 .type = AC97_TUNE_HP_MUTE_LED
1866         },
1867         {
1868                 .subvendor = 0x103c,
1869                 .subdevice = 0x099c,
1870                 .name = "HP nx6110/nc6120",
1871                 .type = AC97_TUNE_HP_MUTE_LED
1872         },
1873         {
1874                 .subvendor = 0x103c,
1875                 .subdevice = 0x0944,
1876                 .name = "HP nc6220",
1877                 .type = AC97_TUNE_HP_MUTE_LED
1878         },
1879         {
1880                 .subvendor = 0x103c,
1881                 .subdevice = 0x0934,
1882                 .name = "HP nc8220",
1883                 .type = AC97_TUNE_HP_MUTE_LED
1884         },
1885         {
1886                 .subvendor = 0x103c,
1887                 .subdevice = 0x12f1,
1888                 .name = "HP xw8200",    /* AD1981B*/
1889                 .type = AC97_TUNE_HP_ONLY
1890         },
1891         {
1892                 .subvendor = 0x103c,
1893                 .subdevice = 0x12f2,
1894                 .name = "HP xw6200",
1895                 .type = AC97_TUNE_HP_ONLY
1896         },
1897         {
1898                 .subvendor = 0x103c,
1899                 .subdevice = 0x3008,
1900                 .name = "HP xw4200",    /* AD1981B*/
1901                 .type = AC97_TUNE_HP_ONLY
1902         },
1903         {
1904                 .subvendor = 0x104d,
1905                 .subdevice = 0x8197,
1906                 .name = "Sony S1XP",
1907                 .type = AC97_TUNE_INV_EAPD
1908         },
1909         {
1910                 .subvendor = 0x1043,
1911                 .subdevice = 0x80f3,
1912                 .name = "ASUS ICH5/AD1985",
1913                 .type = AC97_TUNE_AD_SHARING
1914         },
1915         {
1916                 .subvendor = 0x10cf,
1917                 .subdevice = 0x11c3,
1918                 .name = "Fujitsu-Siemens E4010",
1919                 .type = AC97_TUNE_HP_ONLY
1920         },
1921         {
1922                 .subvendor = 0x10cf,
1923                 .subdevice = 0x1225,
1924                 .name = "Fujitsu-Siemens T3010",
1925                 .type = AC97_TUNE_HP_ONLY
1926         },
1927         {
1928                 .subvendor = 0x10cf,
1929                 .subdevice = 0x1253,
1930                 .name = "Fujitsu S6210",        /* STAC9750/51 */
1931                 .type = AC97_TUNE_HP_ONLY
1932         },
1933         {
1934                 .subvendor = 0x10cf,
1935                 .subdevice = 0x127e,
1936                 .name = "Fujitsu Lifebook C1211D",
1937                 .type = AC97_TUNE_HP_ONLY
1938         },
1939         {
1940                 .subvendor = 0x10cf,
1941                 .subdevice = 0x12ec,
1942                 .name = "Fujitsu-Siemens 4010",
1943                 .type = AC97_TUNE_HP_ONLY
1944         },
1945         {
1946                 .subvendor = 0x10cf,
1947                 .subdevice = 0x12f2,
1948                 .name = "Fujitsu-Siemens Celsius H320",
1949                 .type = AC97_TUNE_SWAP_HP
1950         },
1951         {
1952                 .subvendor = 0x10f1,
1953                 .subdevice = 0x2665,
1954                 .name = "Fujitsu-Siemens Celsius",      /* AD1981? */
1955                 .type = AC97_TUNE_HP_ONLY
1956         },
1957         {
1958                 .subvendor = 0x10f1,
1959                 .subdevice = 0x2885,
1960                 .name = "AMD64 Mobo",   /* ALC650 */
1961                 .type = AC97_TUNE_HP_ONLY
1962         },
1963         {
1964                 .subvendor = 0x10f1,
1965                 .subdevice = 0x2895,
1966                 .name = "Tyan Thunder K8WE",
1967                 .type = AC97_TUNE_HP_ONLY
1968         },
1969         {
1970                 .subvendor = 0x10f7,
1971                 .subdevice = 0x834c,
1972                 .name = "Panasonic CF-R4",
1973                 .type = AC97_TUNE_HP_ONLY,
1974         },
1975         {
1976                 .subvendor = 0x110a,
1977                 .subdevice = 0x0056,
1978                 .name = "Fujitsu-Siemens Scenic",       /* AD1981? */
1979                 .type = AC97_TUNE_HP_ONLY
1980         },
1981         {
1982                 .subvendor = 0x11d4,
1983                 .subdevice = 0x5375,
1984                 .name = "ADI AD1985 (discrete)",
1985                 .type = AC97_TUNE_HP_ONLY
1986         },
1987         {
1988                 .subvendor = 0x1462,
1989                 .subdevice = 0x5470,
1990                 .name = "MSI P4 ATX 645 Ultra",
1991                 .type = AC97_TUNE_HP_ONLY
1992         },
1993         {
1994                 .subvendor = 0x1734,
1995                 .subdevice = 0x0088,
1996                 .name = "Fujitsu-Siemens D1522",        /* AD1981 */
1997                 .type = AC97_TUNE_HP_ONLY
1998         },
1999         {
2000                 .subvendor = 0x8086,
2001                 .subdevice = 0x2000,
2002                 .mask = 0xfff0,
2003                 .name = "Intel ICH5/AD1985",
2004                 .type = AC97_TUNE_AD_SHARING
2005         },
2006         {
2007                 .subvendor = 0x8086,
2008                 .subdevice = 0x4000,
2009                 .mask = 0xfff0,
2010                 .name = "Intel ICH5/AD1985",
2011                 .type = AC97_TUNE_AD_SHARING
2012         },
2013         {
2014                 .subvendor = 0x8086,
2015                 .subdevice = 0x4856,
2016                 .name = "Intel D845WN (82801BA)",
2017                 .type = AC97_TUNE_SWAP_HP
2018         },
2019         {
2020                 .subvendor = 0x8086,
2021                 .subdevice = 0x4d44,
2022                 .name = "Intel D850EMV2",       /* AD1885 */
2023                 .type = AC97_TUNE_HP_ONLY
2024         },
2025         {
2026                 .subvendor = 0x8086,
2027                 .subdevice = 0x4d56,
2028                 .name = "Intel ICH/AD1885",
2029                 .type = AC97_TUNE_HP_ONLY
2030         },
2031         {
2032                 .subvendor = 0x8086,
2033                 .subdevice = 0x6000,
2034                 .mask = 0xfff0,
2035                 .name = "Intel ICH5/AD1985",
2036                 .type = AC97_TUNE_AD_SHARING
2037         },
2038         {
2039                 .subvendor = 0x8086,
2040                 .subdevice = 0xe000,
2041                 .mask = 0xfff0,
2042                 .name = "Intel ICH5/AD1985",
2043                 .type = AC97_TUNE_AD_SHARING
2044         },
2045 #if 0 /* FIXME: this seems wrong on most boards */
2046         {
2047                 .subvendor = 0x8086,
2048                 .subdevice = 0xa000,
2049                 .mask = 0xfff0,
2050                 .name = "Intel ICH5/AD1985",
2051                 .type = AC97_TUNE_HP_ONLY
2052         },
2053 #endif
2054         { } /* terminator */
2055 };
2056
2057 static int __devinit snd_intel8x0_mixer(struct intel8x0 *chip, int ac97_clock,
2058                                         const char *quirk_override)
2059 {
2060         struct snd_ac97_bus *pbus;
2061         struct snd_ac97_template ac97;
2062         int err;
2063         unsigned int i, codecs;
2064         unsigned int glob_sta = 0;
2065         struct snd_ac97_bus_ops *ops;
2066         static struct snd_ac97_bus_ops standard_bus_ops = {
2067                 .write = snd_intel8x0_codec_write,
2068                 .read = snd_intel8x0_codec_read,
2069         };
2070         static struct snd_ac97_bus_ops ali_bus_ops = {
2071                 .write = snd_intel8x0_ali_codec_write,
2072                 .read = snd_intel8x0_ali_codec_read,
2073         };
2074
2075         chip->spdif_idx = -1; /* use PCMOUT (or disabled) */
2076         if (!spdif_aclink) {
2077                 switch (chip->device_type) {
2078                 case DEVICE_NFORCE:
2079                         chip->spdif_idx = NVD_SPBAR;
2080                         break;
2081                 case DEVICE_ALI:
2082                         chip->spdif_idx = ALID_AC97SPDIFOUT;
2083                         break;
2084                 case DEVICE_INTEL_ICH4:
2085                         chip->spdif_idx = ICHD_SPBAR;
2086                         break;
2087                 };
2088         }
2089
2090         chip->in_ac97_init = 1;
2091
2092         memset(&ac97, 0, sizeof(ac97));
2093         ac97.private_data = chip;
2094         ac97.private_free = snd_intel8x0_mixer_free_ac97;
2095         ac97.scaps = AC97_SCAP_SKIP_MODEM | AC97_SCAP_POWER_SAVE;
2096         if (chip->xbox)
2097                 ac97.scaps |= AC97_SCAP_DETECT_BY_VENDOR;
2098         if (chip->device_type != DEVICE_ALI) {
2099                 glob_sta = igetdword(chip, ICHREG(GLOB_STA));
2100                 ops = &standard_bus_ops;
2101                 chip->in_sdin_init = 1;
2102                 codecs = 0;
2103                 for (i = 0; i < chip->max_codecs; i++) {
2104                         if (! (glob_sta & chip->codec_bit[i]))
2105                                 continue;
2106                         if (chip->device_type == DEVICE_INTEL_ICH4) {
2107                                 snd_intel8x0_codec_read_test(chip, codecs);
2108                                 chip->ac97_sdin[codecs] =
2109                                         igetbyte(chip, ICHREG(SDM)) & ICH_LDI_MASK;
2110                                 snd_assert(chip->ac97_sdin[codecs] < 3,
2111                                            chip->ac97_sdin[codecs] = 0);
2112                         } else
2113                                 chip->ac97_sdin[codecs] = i;
2114                         codecs++;
2115                 }
2116                 chip->in_sdin_init = 0;
2117                 if (! codecs)
2118                         codecs = 1;
2119         } else {
2120                 ops = &ali_bus_ops;
2121                 codecs = 1;
2122                 /* detect the secondary codec */
2123                 for (i = 0; i < 100; i++) {
2124                         unsigned int reg = igetdword(chip, ICHREG(ALI_RTSR));
2125                         if (reg & 0x40) {
2126                                 codecs = 2;
2127                                 break;
2128                         }
2129                         iputdword(chip, ICHREG(ALI_RTSR), reg | 0x40);
2130                         udelay(1);
2131                 }
2132         }
2133         if ((err = snd_ac97_bus(chip->card, 0, ops, chip, &pbus)) < 0)
2134                 goto __err;
2135         pbus->private_free = snd_intel8x0_mixer_free_ac97_bus;
2136         if (ac97_clock >= 8000 && ac97_clock <= 48000)
2137                 pbus->clock = ac97_clock;
2138         /* FIXME: my test board doesn't work well with VRA... */
2139         if (chip->device_type == DEVICE_ALI)
2140                 pbus->no_vra = 1;
2141         else
2142                 pbus->dra = 1;
2143         chip->ac97_bus = pbus;
2144         chip->ncodecs = codecs;
2145
2146         ac97.pci = chip->pci;
2147         for (i = 0; i < codecs; i++) {
2148                 ac97.num = i;
2149                 if ((err = snd_ac97_mixer(pbus, &ac97, &chip->ac97[i])) < 0) {
2150                         if (err != -EACCES)
2151                                 snd_printk(KERN_ERR "Unable to initialize codec #%d\n", i);
2152                         if (i == 0)
2153                                 goto __err;
2154                 }
2155         }
2156         /* tune up the primary codec */
2157         snd_ac97_tune_hardware(chip->ac97[0], ac97_quirks, quirk_override);
2158         /* enable separate SDINs for ICH4 */
2159         if (chip->device_type == DEVICE_INTEL_ICH4)
2160                 pbus->isdin = 1;
2161         /* find the available PCM streams */
2162         i = ARRAY_SIZE(ac97_pcm_defs);
2163         if (chip->device_type != DEVICE_INTEL_ICH4)
2164                 i -= 2;         /* do not allocate PCM2IN and MIC2 */
2165         if (chip->spdif_idx < 0)
2166                 i--;            /* do not allocate S/PDIF */
2167         err = snd_ac97_pcm_assign(pbus, i, ac97_pcm_defs);
2168         if (err < 0)
2169                 goto __err;
2170         chip->ichd[ICHD_PCMOUT].pcm = &pbus->pcms[0];
2171         chip->ichd[ICHD_PCMIN].pcm = &pbus->pcms[1];
2172         chip->ichd[ICHD_MIC].pcm = &pbus->pcms[2];
2173         if (chip->spdif_idx >= 0)
2174                 chip->ichd[chip->spdif_idx].pcm = &pbus->pcms[3];
2175         if (chip->device_type == DEVICE_INTEL_ICH4) {
2176                 chip->ichd[ICHD_PCM2IN].pcm = &pbus->pcms[4];
2177                 chip->ichd[ICHD_MIC2].pcm = &pbus->pcms[5];
2178         }
2179         /* enable separate SDINs for ICH4 */
2180         if (chip->device_type == DEVICE_INTEL_ICH4) {
2181                 struct ac97_pcm *pcm = chip->ichd[ICHD_PCM2IN].pcm;
2182                 u8 tmp = igetbyte(chip, ICHREG(SDM));
2183                 tmp &= ~(ICH_DI2L_MASK|ICH_DI1L_MASK);
2184                 if (pcm) {
2185                         tmp |= ICH_SE;  /* steer enable for multiple SDINs */
2186                         tmp |= chip->ac97_sdin[0] << ICH_DI1L_SHIFT;
2187                         for (i = 1; i < 4; i++) {
2188                                 if (pcm->r[0].codec[i]) {
2189                                         tmp |= chip->ac97_sdin[pcm->r[0].codec[1]->num] << ICH_DI2L_SHIFT;
2190                                         break;
2191                                 }
2192                         }
2193                 } else {
2194                         tmp &= ~ICH_SE; /* steer disable */
2195                 }
2196                 iputbyte(chip, ICHREG(SDM), tmp);
2197         }
2198         if (pbus->pcms[0].r[0].slots & (1 << AC97_SLOT_PCM_SLEFT)) {
2199                 chip->multi4 = 1;
2200                 if (pbus->pcms[0].r[0].slots & (1 << AC97_SLOT_LFE))
2201                         chip->multi6 = 1;
2202         }
2203         if (pbus->pcms[0].r[1].rslots[0]) {
2204                 chip->dra = 1;
2205         }
2206         if (chip->device_type == DEVICE_INTEL_ICH4) {
2207                 if ((igetdword(chip, ICHREG(GLOB_STA)) & ICH_SAMPLE_CAP) == ICH_SAMPLE_16_20)
2208                         chip->smp20bit = 1;
2209         }
2210         if (chip->device_type == DEVICE_NFORCE && !spdif_aclink) {
2211                 /* 48kHz only */
2212                 chip->ichd[chip->spdif_idx].pcm->rates = SNDRV_PCM_RATE_48000;
2213         }
2214         if (chip->device_type == DEVICE_INTEL_ICH4 && !spdif_aclink) {
2215                 /* use slot 10/11 for SPDIF */
2216                 u32 val;
2217                 val = igetdword(chip, ICHREG(GLOB_CNT)) & ~ICH_PCM_SPDIF_MASK;
2218                 val |= ICH_PCM_SPDIF_1011;
2219                 iputdword(chip, ICHREG(GLOB_CNT), val);
2220                 snd_ac97_update_bits(chip->ac97[0], AC97_EXTENDED_STATUS, 0x03 << 4, 0x03 << 4);
2221         }
2222         chip->in_ac97_init = 0;
2223         return 0;
2224
2225  __err:
2226         /* clear the cold-reset bit for the next chance */
2227         if (chip->device_type != DEVICE_ALI)
2228                 iputdword(chip, ICHREG(GLOB_CNT),
2229                           igetdword(chip, ICHREG(GLOB_CNT)) & ~ICH_AC97COLD);
2230         return err;
2231 }
2232
2233
2234 /*
2235  *
2236  */
2237
2238 static void do_ali_reset(struct intel8x0 *chip)
2239 {
2240         iputdword(chip, ICHREG(ALI_SCR), ICH_ALI_SC_RESET);
2241         iputdword(chip, ICHREG(ALI_FIFOCR1), 0x83838383);
2242         iputdword(chip, ICHREG(ALI_FIFOCR2), 0x83838383);
2243         iputdword(chip, ICHREG(ALI_FIFOCR3), 0x83838383);
2244         iputdword(chip, ICHREG(ALI_INTERFACECR),
2245                   ICH_ALI_IF_PI|ICH_ALI_IF_PO);
2246         iputdword(chip, ICHREG(ALI_INTERRUPTCR), 0x00000000);
2247         iputdword(chip, ICHREG(ALI_INTERRUPTSR), 0x00000000);
2248 }
2249
2250 static int snd_intel8x0_ich_chip_init(struct intel8x0 *chip, int probing)
2251 {
2252         unsigned long end_time;
2253         unsigned int cnt, status, nstatus;
2254
2255         /* put logic to right state */
2256         /* first clear status bits */
2257         status = ICH_RCS | ICH_MCINT | ICH_POINT | ICH_PIINT;
2258         if (chip->device_type == DEVICE_NFORCE)
2259                 status |= ICH_NVSPINT;
2260         cnt = igetdword(chip, ICHREG(GLOB_STA));
2261         iputdword(chip, ICHREG(GLOB_STA), cnt & status);
2262
2263         /* ACLink on, 2 channels */
2264         cnt = igetdword(chip, ICHREG(GLOB_CNT));
2265         cnt &= ~(ICH_ACLINK | ICH_PCM_246_MASK);
2266 #ifdef CONFIG_SND_AC97_POWER_SAVE
2267         /* do cold reset - the full ac97 powerdown may leave the controller
2268          * in a warm state but actually it cannot communicate with the codec.
2269          */
2270         iputdword(chip, ICHREG(GLOB_CNT), cnt & ~ICH_AC97COLD);
2271         cnt = igetdword(chip, ICHREG(GLOB_CNT));
2272         udelay(10);
2273         iputdword(chip, ICHREG(GLOB_CNT), cnt | ICH_AC97COLD);
2274         msleep(1);
2275 #else
2276         /* finish cold or do warm reset */
2277         cnt |= (cnt & ICH_AC97COLD) == 0 ? ICH_AC97COLD : ICH_AC97WARM;
2278         iputdword(chip, ICHREG(GLOB_CNT), cnt);
2279         end_time = (jiffies + (HZ / 4)) + 1;
2280         do {
2281                 if ((igetdword(chip, ICHREG(GLOB_CNT)) & ICH_AC97WARM) == 0)
2282                         goto __ok;
2283                 schedule_timeout_uninterruptible(1);
2284         } while (time_after_eq(end_time, jiffies));
2285         snd_printk(KERN_ERR "AC'97 warm reset still in progress? [0x%x]\n",
2286                    igetdword(chip, ICHREG(GLOB_CNT)));
2287         return -EIO;
2288
2289       __ok:
2290 #endif
2291         if (probing) {
2292                 /* wait for any codec ready status.
2293                  * Once it becomes ready it should remain ready
2294                  * as long as we do not disable the ac97 link.
2295                  */
2296                 end_time = jiffies + HZ;
2297                 do {
2298                         status = igetdword(chip, ICHREG(GLOB_STA)) &
2299                                 chip->codec_isr_bits;
2300                         if (status)
2301                                 break;
2302                         schedule_timeout_uninterruptible(1);
2303                 } while (time_after_eq(end_time, jiffies));
2304                 if (! status) {
2305                         /* no codec is found */
2306                         snd_printk(KERN_ERR "codec_ready: codec is not ready [0x%x]\n",
2307                                    igetdword(chip, ICHREG(GLOB_STA)));
2308                         return -EIO;
2309                 }
2310
2311                 /* wait for other codecs ready status. */
2312                 end_time = jiffies + HZ / 4;
2313                 while (status != chip->codec_isr_bits &&
2314                        time_after_eq(end_time, jiffies)) {
2315                         schedule_timeout_uninterruptible(1);
2316                         status |= igetdword(chip, ICHREG(GLOB_STA)) &
2317                                 chip->codec_isr_bits;
2318                 }
2319
2320         } else {
2321                 /* resume phase */
2322                 int i;
2323                 status = 0;
2324                 for (i = 0; i < chip->ncodecs; i++)
2325                         if (chip->ac97[i])
2326                                 status |= chip->codec_bit[chip->ac97_sdin[i]];
2327                 /* wait until all the probed codecs are ready */
2328                 end_time = jiffies + HZ;
2329                 do {
2330                         nstatus = igetdword(chip, ICHREG(GLOB_STA)) &
2331                                 chip->codec_isr_bits;
2332                         if (status == nstatus)
2333                                 break;
2334                         schedule_timeout_uninterruptible(1);
2335                 } while (time_after_eq(end_time, jiffies));
2336         }
2337
2338         if (chip->device_type == DEVICE_SIS) {
2339                 /* unmute the output on SIS7012 */
2340                 iputword(chip, 0x4c, igetword(chip, 0x4c) | 1);
2341         }
2342         if (chip->device_type == DEVICE_NFORCE && !spdif_aclink) {
2343                 /* enable SPDIF interrupt */
2344                 unsigned int val;
2345                 pci_read_config_dword(chip->pci, 0x4c, &val);
2346                 val |= 0x1000000;
2347                 pci_write_config_dword(chip->pci, 0x4c, val);
2348         }
2349         return 0;
2350 }
2351
2352 static int snd_intel8x0_ali_chip_init(struct intel8x0 *chip, int probing)
2353 {
2354         u32 reg;
2355         int i = 0;
2356
2357         reg = igetdword(chip, ICHREG(ALI_SCR));
2358         if ((reg & 2) == 0)     /* Cold required */
2359                 reg |= 2;
2360         else
2361                 reg |= 1;       /* Warm */
2362         reg &= ~0x80000000;     /* ACLink on */
2363         iputdword(chip, ICHREG(ALI_SCR), reg);
2364
2365         for (i = 0; i < HZ / 2; i++) {
2366                 if (! (igetdword(chip, ICHREG(ALI_INTERRUPTSR)) & ALI_INT_GPIO))
2367                         goto __ok;
2368                 schedule_timeout_uninterruptible(1);
2369         }
2370         snd_printk(KERN_ERR "AC'97 reset failed.\n");
2371         if (probing)
2372                 return -EIO;
2373
2374  __ok:
2375         for (i = 0; i < HZ / 2; i++) {
2376                 reg = igetdword(chip, ICHREG(ALI_RTSR));
2377                 if (reg & 0x80) /* primary codec */
2378                         break;
2379                 iputdword(chip, ICHREG(ALI_RTSR), reg | 0x80);
2380                 schedule_timeout_uninterruptible(1);
2381         }
2382
2383         do_ali_reset(chip);
2384         return 0;
2385 }
2386
2387 static int snd_intel8x0_chip_init(struct intel8x0 *chip, int probing)
2388 {
2389         unsigned int i, timeout;
2390         int err;
2391
2392         if (chip->device_type != DEVICE_ALI) {
2393                 if ((err = snd_intel8x0_ich_chip_init(chip, probing)) < 0)
2394                         return err;
2395                 iagetword(chip, 0);     /* clear semaphore flag */
2396         } else {
2397                 if ((err = snd_intel8x0_ali_chip_init(chip, probing)) < 0)
2398                         return err;
2399         }
2400
2401         /* disable interrupts */
2402         for (i = 0; i < chip->bdbars_count; i++)
2403                 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, 0x00);
2404         /* reset channels */
2405         for (i = 0; i < chip->bdbars_count; i++)
2406                 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, ICH_RESETREGS);
2407         for (i = 0; i < chip->bdbars_count; i++) {
2408                 timeout = 100000;
2409                 while (--timeout != 0) {
2410                         if ((igetbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset) & ICH_RESETREGS) == 0)
2411                                 break;
2412                 }
2413                 if (timeout == 0)
2414                         printk(KERN_ERR "intel8x0: reset of registers failed?\n");
2415         }
2416         /* initialize Buffer Descriptor Lists */
2417         for (i = 0; i < chip->bdbars_count; i++)
2418                 iputdword(chip, ICH_REG_OFF_BDBAR + chip->ichd[i].reg_offset,
2419                           chip->ichd[i].bdbar_addr);
2420         return 0;
2421 }
2422
2423 static int snd_intel8x0_free(struct intel8x0 *chip)
2424 {
2425         unsigned int i;
2426
2427         if (chip->irq < 0)
2428                 goto __hw_end;
2429         /* disable interrupts */
2430         for (i = 0; i < chip->bdbars_count; i++)
2431                 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, 0x00);
2432         /* reset channels */
2433         for (i = 0; i < chip->bdbars_count; i++)
2434                 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, ICH_RESETREGS);
2435         if (chip->device_type == DEVICE_NFORCE && !spdif_aclink) {
2436                 /* stop the spdif interrupt */
2437                 unsigned int val;
2438                 pci_read_config_dword(chip->pci, 0x4c, &val);
2439                 val &= ~0x1000000;
2440                 pci_write_config_dword(chip->pci, 0x4c, val);
2441         }
2442         /* --- */
2443         synchronize_irq(chip->irq);
2444       __hw_end:
2445         if (chip->irq >= 0)
2446                 free_irq(chip->irq, chip);
2447         if (chip->bdbars.area) {
2448                 if (chip->fix_nocache)
2449                         fill_nocache(chip->bdbars.area, chip->bdbars.bytes, 0);
2450                 snd_dma_free_pages(&chip->bdbars);
2451         }
2452         if (chip->addr)
2453                 pci_iounmap(chip->pci, chip->addr);
2454         if (chip->bmaddr)
2455                 pci_iounmap(chip->pci, chip->bmaddr);
2456         pci_release_regions(chip->pci);
2457         pci_disable_device(chip->pci);
2458         kfree(chip);
2459         return 0;
2460 }
2461
2462 #ifdef CONFIG_PM
2463 /*
2464  * power management
2465  */
2466 static int intel8x0_suspend(struct pci_dev *pci, pm_message_t state)
2467 {
2468         struct snd_card *card = pci_get_drvdata(pci);
2469         struct intel8x0 *chip = card->private_data;
2470         int i;
2471
2472         snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
2473         for (i = 0; i < chip->pcm_devs; i++)
2474                 snd_pcm_suspend_all(chip->pcm[i]);
2475         /* clear nocache */
2476         if (chip->fix_nocache) {
2477                 for (i = 0; i < chip->bdbars_count; i++) {
2478                         struct ichdev *ichdev = &chip->ichd[i];
2479                         if (ichdev->substream && ichdev->page_attr_changed) {
2480                                 struct snd_pcm_runtime *runtime = ichdev->substream->runtime;
2481                                 if (runtime->dma_area)
2482                                         fill_nocache(runtime->dma_area, runtime->dma_bytes, 0);
2483                         }
2484                 }
2485         }
2486         for (i = 0; i < chip->ncodecs; i++)
2487                 snd_ac97_suspend(chip->ac97[i]);
2488         if (chip->device_type == DEVICE_INTEL_ICH4)
2489                 chip->sdm_saved = igetbyte(chip, ICHREG(SDM));
2490
2491         if (chip->irq >= 0) {
2492                 synchronize_irq(chip->irq);
2493                 free_irq(chip->irq, chip);
2494                 chip->irq = -1;
2495         }
2496         pci_disable_device(pci);
2497         pci_save_state(pci);
2498         /* The call below may disable built-in speaker on some laptops
2499          * after S2RAM.  So, don't touch it.
2500          */
2501         /* pci_set_power_state(pci, pci_choose_state(pci, state)); */
2502         return 0;
2503 }
2504
2505 static int intel8x0_resume(struct pci_dev *pci)
2506 {
2507         struct snd_card *card = pci_get_drvdata(pci);
2508         struct intel8x0 *chip = card->private_data;
2509         int i;
2510
2511         pci_set_power_state(pci, PCI_D0);
2512         pci_restore_state(pci);
2513         if (pci_enable_device(pci) < 0) {
2514                 printk(KERN_ERR "intel8x0: pci_enable_device failed, "
2515                        "disabling device\n");
2516                 snd_card_disconnect(card);
2517                 return -EIO;
2518         }
2519         pci_set_master(pci);
2520         snd_intel8x0_chip_init(chip, 0);
2521         if (request_irq(pci->irq, snd_intel8x0_interrupt,
2522                         IRQF_SHARED, card->shortname, chip)) {
2523                 printk(KERN_ERR "intel8x0: unable to grab IRQ %d, "
2524                        "disabling device\n", pci->irq);
2525                 snd_card_disconnect(card);
2526                 return -EIO;
2527         }
2528         chip->irq = pci->irq;
2529         synchronize_irq(chip->irq);
2530
2531         /* re-initialize mixer stuff */
2532         if (chip->device_type == DEVICE_INTEL_ICH4 && !spdif_aclink) {
2533                 /* enable separate SDINs for ICH4 */
2534                 iputbyte(chip, ICHREG(SDM), chip->sdm_saved);
2535                 /* use slot 10/11 for SPDIF */
2536                 iputdword(chip, ICHREG(GLOB_CNT),
2537                           (igetdword(chip, ICHREG(GLOB_CNT)) & ~ICH_PCM_SPDIF_MASK) |
2538                           ICH_PCM_SPDIF_1011);
2539         }
2540
2541         /* refill nocache */
2542         if (chip->fix_nocache)
2543                 fill_nocache(chip->bdbars.area, chip->bdbars.bytes, 1);
2544
2545         for (i = 0; i < chip->ncodecs; i++)
2546                 snd_ac97_resume(chip->ac97[i]);
2547
2548         /* refill nocache */
2549         if (chip->fix_nocache) {
2550                 for (i = 0; i < chip->bdbars_count; i++) {
2551                         struct ichdev *ichdev = &chip->ichd[i];
2552                         if (ichdev->substream && ichdev->page_attr_changed) {
2553                                 struct snd_pcm_runtime *runtime = ichdev->substream->runtime;
2554                                 if (runtime->dma_area)
2555                                         fill_nocache(runtime->dma_area, runtime->dma_bytes, 1);
2556                         }
2557                 }
2558         }
2559
2560         /* resume status */
2561         for (i = 0; i < chip->bdbars_count; i++) {
2562                 struct ichdev *ichdev = &chip->ichd[i];
2563                 unsigned long port = ichdev->reg_offset;
2564                 if (! ichdev->substream || ! ichdev->suspended)
2565                         continue;
2566                 if (ichdev->ichd == ICHD_PCMOUT)
2567                         snd_intel8x0_setup_pcm_out(chip, ichdev->substream->runtime);
2568                 iputdword(chip, port + ICH_REG_OFF_BDBAR, ichdev->bdbar_addr);
2569                 iputbyte(chip, port + ICH_REG_OFF_LVI, ichdev->lvi);
2570                 iputbyte(chip, port + ICH_REG_OFF_CIV, ichdev->civ);
2571                 iputbyte(chip, port + ichdev->roff_sr, ICH_FIFOE | ICH_BCIS | ICH_LVBCI);
2572         }
2573
2574         snd_power_change_state(card, SNDRV_CTL_POWER_D0);
2575         return 0;
2576 }
2577 #endif /* CONFIG_PM */
2578
2579 #define INTEL8X0_TESTBUF_SIZE   32768   /* enough large for one shot */
2580
2581 static void __devinit intel8x0_measure_ac97_clock(struct intel8x0 *chip)
2582 {
2583         struct snd_pcm_substream *subs;
2584         struct ichdev *ichdev;
2585         unsigned long port;
2586         unsigned long pos, t;
2587         struct timeval start_time, stop_time;
2588
2589         if (chip->ac97_bus->clock != 48000)
2590                 return; /* specified in module option */
2591
2592         subs = chip->pcm[0]->streams[0].substream;
2593         if (! subs || subs->dma_buffer.bytes < INTEL8X0_TESTBUF_SIZE) {
2594                 snd_printk(KERN_WARNING "no playback buffer allocated - aborting measure ac97 clock\n");
2595                 return;
2596         }
2597         ichdev = &chip->ichd[ICHD_PCMOUT];
2598         ichdev->physbuf = subs->dma_buffer.addr;
2599         ichdev->size = chip->ichd[ICHD_PCMOUT].fragsize = INTEL8X0_TESTBUF_SIZE;
2600         ichdev->substream = NULL; /* don't process interrupts */
2601
2602         /* set rate */
2603         if (snd_ac97_set_rate(chip->ac97[0], AC97_PCM_FRONT_DAC_RATE, 48000) < 0) {
2604                 snd_printk(KERN_ERR "cannot set ac97 rate: clock = %d\n", chip->ac97_bus->clock);
2605                 return;
2606         }
2607         snd_intel8x0_setup_periods(chip, ichdev);
2608         port = ichdev->reg_offset;
2609         spin_lock_irq(&chip->reg_lock);
2610         chip->in_measurement = 1;
2611         /* trigger */
2612         if (chip->device_type != DEVICE_ALI)
2613                 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_IOCE | ICH_STARTBM);
2614         else {
2615                 iputbyte(chip, port + ICH_REG_OFF_CR, ICH_IOCE);
2616                 iputdword(chip, ICHREG(ALI_DMACR), 1 << ichdev->ali_slot);
2617         }
2618         do_gettimeofday(&start_time);
2619         spin_unlock_irq(&chip->reg_lock);
2620         msleep(50);
2621         spin_lock_irq(&chip->reg_lock);
2622         /* check the position */
2623         pos = ichdev->fragsize1;
2624         pos -= igetword(chip, ichdev->reg_offset + ichdev->roff_picb) << ichdev->pos_shift;
2625         pos += ichdev->position;
2626         chip->in_measurement = 0;
2627         do_gettimeofday(&stop_time);
2628         /* stop */
2629         if (chip->device_type == DEVICE_ALI) {
2630                 iputdword(chip, ICHREG(ALI_DMACR), 1 << (ichdev->ali_slot + 16));
2631                 iputbyte(chip, port + ICH_REG_OFF_CR, 0);
2632                 while (igetbyte(chip, port + ICH_REG_OFF_CR))
2633                         ;
2634         } else {
2635                 iputbyte(chip, port + ICH_REG_OFF_CR, 0);
2636                 while (!(igetbyte(chip, port + ichdev->roff_sr) & ICH_DCH))
2637                         ;
2638         }
2639         iputbyte(chip, port + ICH_REG_OFF_CR, ICH_RESETREGS);
2640         spin_unlock_irq(&chip->reg_lock);
2641
2642         t = stop_time.tv_sec - start_time.tv_sec;
2643         t *= 1000000;
2644         t += stop_time.tv_usec - start_time.tv_usec;
2645         printk(KERN_INFO "%s: measured %lu usecs\n", __FUNCTION__, t);
2646         if (t == 0) {
2647                 snd_printk(KERN_ERR "?? calculation error..\n");
2648                 return;
2649         }
2650         pos = (pos / 4) * 1000;
2651         pos = (pos / t) * 1000 + ((pos % t) * 1000) / t;
2652         if (pos < 40000 || pos >= 60000)
2653                 /* abnormal value. hw problem? */
2654                 printk(KERN_INFO "intel8x0: measured clock %ld rejected\n", pos);
2655         else if (pos < 47500 || pos > 48500)
2656                 /* not 48000Hz, tuning the clock.. */
2657                 chip->ac97_bus->clock = (chip->ac97_bus->clock * 48000) / pos;
2658         printk(KERN_INFO "intel8x0: clocking to %d\n", chip->ac97_bus->clock);
2659         snd_ac97_update_power(chip->ac97[0], AC97_PCM_FRONT_DAC_RATE, 0);
2660 }
2661
2662 #ifdef CONFIG_PROC_FS
2663 static void snd_intel8x0_proc_read(struct snd_info_entry * entry,
2664                                    struct snd_info_buffer *buffer)
2665 {
2666         struct intel8x0 *chip = entry->private_data;
2667         unsigned int tmp;
2668
2669         snd_iprintf(buffer, "Intel8x0\n\n");
2670         if (chip->device_type == DEVICE_ALI)
2671                 return;
2672         tmp = igetdword(chip, ICHREG(GLOB_STA));
2673         snd_iprintf(buffer, "Global control        : 0x%08x\n", igetdword(chip, ICHREG(GLOB_CNT)));
2674         snd_iprintf(buffer, "Global status         : 0x%08x\n", tmp);
2675         if (chip->device_type == DEVICE_INTEL_ICH4)
2676                 snd_iprintf(buffer, "SDM                   : 0x%08x\n", igetdword(chip, ICHREG(SDM)));
2677         snd_iprintf(buffer, "AC'97 codecs ready    :");
2678         if (tmp & chip->codec_isr_bits) {
2679                 int i;
2680                 static const char *codecs[3] = {
2681                         "primary", "secondary", "tertiary"
2682                 };
2683                 for (i = 0; i < chip->max_codecs; i++)
2684                         if (tmp & chip->codec_bit[i])
2685                                 snd_iprintf(buffer, " %s", codecs[i]);
2686         } else
2687                 snd_iprintf(buffer, " none");
2688         snd_iprintf(buffer, "\n");
2689         if (chip->device_type == DEVICE_INTEL_ICH4 ||
2690             chip->device_type == DEVICE_SIS)
2691                 snd_iprintf(buffer, "AC'97 codecs SDIN     : %i %i %i\n",
2692                         chip->ac97_sdin[0],
2693                         chip->ac97_sdin[1],
2694                         chip->ac97_sdin[2]);
2695 }
2696
2697 static void __devinit snd_intel8x0_proc_init(struct intel8x0 * chip)
2698 {
2699         struct snd_info_entry *entry;
2700
2701         if (! snd_card_proc_new(chip->card, "intel8x0", &entry))
2702                 snd_info_set_text_ops(entry, chip, snd_intel8x0_proc_read);
2703 }
2704 #else
2705 #define snd_intel8x0_proc_init(x)
2706 #endif
2707
2708 static int snd_intel8x0_dev_free(struct snd_device *device)
2709 {
2710         struct intel8x0 *chip = device->device_data;
2711         return snd_intel8x0_free(chip);
2712 }
2713
2714 struct ich_reg_info {
2715         unsigned int int_sta_mask;
2716         unsigned int offset;
2717 };
2718
2719 static unsigned int ich_codec_bits[3] = {
2720         ICH_PCR, ICH_SCR, ICH_TCR
2721 };
2722 static unsigned int sis_codec_bits[3] = {
2723         ICH_PCR, ICH_SCR, ICH_SIS_TCR
2724 };
2725
2726 static int __devinit snd_intel8x0_create(struct snd_card *card,
2727                                          struct pci_dev *pci,
2728                                          unsigned long device_type,
2729                                          struct intel8x0 ** r_intel8x0)
2730 {
2731         struct intel8x0 *chip;
2732         int err;
2733         unsigned int i;
2734         unsigned int int_sta_masks;
2735         struct ichdev *ichdev;
2736         static struct snd_device_ops ops = {
2737                 .dev_free =     snd_intel8x0_dev_free,
2738         };
2739
2740         static unsigned int bdbars[] = {
2741                 3, /* DEVICE_INTEL */
2742                 6, /* DEVICE_INTEL_ICH4 */
2743                 3, /* DEVICE_SIS */
2744                 6, /* DEVICE_ALI */
2745                 4, /* DEVICE_NFORCE */
2746         };
2747         static struct ich_reg_info intel_regs[6] = {
2748                 { ICH_PIINT, 0 },
2749                 { ICH_POINT, 0x10 },
2750                 { ICH_MCINT, 0x20 },
2751                 { ICH_M2INT, 0x40 },
2752                 { ICH_P2INT, 0x50 },
2753                 { ICH_SPINT, 0x60 },
2754         };
2755         static struct ich_reg_info nforce_regs[4] = {
2756                 { ICH_PIINT, 0 },
2757                 { ICH_POINT, 0x10 },
2758                 { ICH_MCINT, 0x20 },
2759                 { ICH_NVSPINT, 0x70 },
2760         };
2761         static struct ich_reg_info ali_regs[6] = {
2762                 { ALI_INT_PCMIN, 0x40 },
2763                 { ALI_INT_PCMOUT, 0x50 },
2764                 { ALI_INT_MICIN, 0x60 },
2765                 { ALI_INT_CODECSPDIFOUT, 0x70 },
2766                 { ALI_INT_SPDIFIN, 0xa0 },
2767                 { ALI_INT_SPDIFOUT, 0xb0 },
2768         };
2769         struct ich_reg_info *tbl;
2770
2771         *r_intel8x0 = NULL;
2772
2773         if ((err = pci_enable_device(pci)) < 0)
2774                 return err;
2775
2776         chip = kzalloc(sizeof(*chip), GFP_KERNEL);
2777         if (chip == NULL) {
2778                 pci_disable_device(pci);
2779                 return -ENOMEM;
2780         }
2781         spin_lock_init(&chip->reg_lock);
2782         chip->device_type = device_type;
2783         chip->card = card;
2784         chip->pci = pci;
2785         chip->irq = -1;
2786
2787         /* module parameters */
2788         chip->buggy_irq = buggy_irq;
2789         chip->buggy_semaphore = buggy_semaphore;
2790         if (xbox)
2791                 chip->xbox = 1;
2792
2793         if (pci->vendor == PCI_VENDOR_ID_INTEL &&
2794             pci->device == PCI_DEVICE_ID_INTEL_440MX)
2795                 chip->fix_nocache = 1; /* enable workaround */
2796
2797         if ((err = pci_request_regions(pci, card->shortname)) < 0) {
2798                 kfree(chip);
2799                 pci_disable_device(pci);
2800                 return err;
2801         }
2802
2803         if (device_type == DEVICE_ALI) {
2804                 /* ALI5455 has no ac97 region */
2805                 chip->bmaddr = pci_iomap(pci, 0, 0);
2806                 goto port_inited;
2807         }
2808
2809         if (pci_resource_flags(pci, 2) & IORESOURCE_MEM) /* ICH4 and Nforce */
2810                 chip->addr = pci_iomap(pci, 2, 0);
2811         else
2812                 chip->addr = pci_iomap(pci, 0, 0);
2813         if (!chip->addr) {
2814                 snd_printk(KERN_ERR "AC'97 space ioremap problem\n");
2815                 snd_intel8x0_free(chip);
2816                 return -EIO;
2817         }
2818         if (pci_resource_flags(pci, 3) & IORESOURCE_MEM) /* ICH4 */
2819                 chip->bmaddr = pci_iomap(pci, 3, 0);
2820         else
2821                 chip->bmaddr = pci_iomap(pci, 1, 0);
2822         if (!chip->bmaddr) {
2823                 snd_printk(KERN_ERR "Controller space ioremap problem\n");
2824                 snd_intel8x0_free(chip);
2825                 return -EIO;
2826         }
2827
2828  port_inited:
2829         chip->bdbars_count = bdbars[device_type];
2830
2831         /* initialize offsets */
2832         switch (device_type) {
2833         case DEVICE_NFORCE:
2834                 tbl = nforce_regs;
2835                 break;
2836         case DEVICE_ALI:
2837                 tbl = ali_regs;
2838                 break;
2839         default:
2840                 tbl = intel_regs;
2841                 break;
2842         }
2843         for (i = 0; i < chip->bdbars_count; i++) {
2844                 ichdev = &chip->ichd[i];
2845                 ichdev->ichd = i;
2846                 ichdev->reg_offset = tbl[i].offset;
2847                 ichdev->int_sta_mask = tbl[i].int_sta_mask;
2848                 if (device_type == DEVICE_SIS) {
2849                         /* SiS 7012 swaps the registers */
2850                         ichdev->roff_sr = ICH_REG_OFF_PICB;
2851                         ichdev->roff_picb = ICH_REG_OFF_SR;
2852                 } else {
2853                         ichdev->roff_sr = ICH_REG_OFF_SR;
2854                         ichdev->roff_picb = ICH_REG_OFF_PICB;
2855                 }
2856                 if (device_type == DEVICE_ALI)
2857                         ichdev->ali_slot = (ichdev->reg_offset - 0x40) / 0x10;
2858                 /* SIS7012 handles the pcm data in bytes, others are in samples */
2859                 ichdev->pos_shift = (device_type == DEVICE_SIS) ? 0 : 1;
2860         }
2861
2862         /* allocate buffer descriptor lists */
2863         /* the start of each lists must be aligned to 8 bytes */
2864         if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(pci),
2865                                 chip->bdbars_count * sizeof(u32) * ICH_MAX_FRAGS * 2,
2866                                 &chip->bdbars) < 0) {
2867                 snd_intel8x0_free(chip);
2868                 snd_printk(KERN_ERR "intel8x0: cannot allocate buffer descriptors\n");
2869                 return -ENOMEM;
2870         }
2871         /* tables must be aligned to 8 bytes here, but the kernel pages
2872            are much bigger, so we don't care (on i386) */
2873         /* workaround for 440MX */
2874         if (chip->fix_nocache)
2875                 fill_nocache(chip->bdbars.area, chip->bdbars.bytes, 1);
2876         int_sta_masks = 0;
2877         for (i = 0; i < chip->bdbars_count; i++) {
2878                 ichdev = &chip->ichd[i];
2879                 ichdev->bdbar = ((u32 *)chip->bdbars.area) +
2880                         (i * ICH_MAX_FRAGS * 2);
2881                 ichdev->bdbar_addr = chip->bdbars.addr +
2882                         (i * sizeof(u32) * ICH_MAX_FRAGS * 2);
2883                 int_sta_masks |= ichdev->int_sta_mask;
2884         }
2885         chip->int_sta_reg = device_type == DEVICE_ALI ?
2886                 ICH_REG_ALI_INTERRUPTSR : ICH_REG_GLOB_STA;
2887         chip->int_sta_mask = int_sta_masks;
2888
2889         pci_set_master(pci);
2890
2891         switch(chip->device_type) {
2892         case DEVICE_INTEL_ICH4:
2893                 /* ICH4 can have three codecs */
2894                 chip->max_codecs = 3;
2895                 chip->codec_bit = ich_codec_bits;
2896                 chip->codec_ready_bits = ICH_PRI | ICH_SRI | ICH_TRI;
2897                 break;
2898         case DEVICE_SIS:
2899                 /* recent SIS7012 can have three codecs */
2900                 chip->max_codecs = 3;
2901                 chip->codec_bit = sis_codec_bits;
2902                 chip->codec_ready_bits = ICH_PRI | ICH_SRI | ICH_SIS_TRI;
2903                 break;
2904         default:
2905                 /* others up to two codecs */
2906                 chip->max_codecs = 2;
2907                 chip->codec_bit = ich_codec_bits;
2908                 chip->codec_ready_bits = ICH_PRI | ICH_SRI;
2909                 break;
2910         }
2911         for (i = 0; i < chip->max_codecs; i++)
2912                 chip->codec_isr_bits |= chip->codec_bit[i];
2913
2914         if ((err = snd_intel8x0_chip_init(chip, 1)) < 0) {
2915                 snd_intel8x0_free(chip);
2916                 return err;
2917         }
2918
2919         /* request irq after initializaing int_sta_mask, etc */
2920         if (request_irq(pci->irq, snd_intel8x0_interrupt,
2921                         IRQF_SHARED, card->shortname, chip)) {
2922                 snd_printk(KERN_ERR "unable to grab IRQ %d\n", pci->irq);
2923                 snd_intel8x0_free(chip);
2924                 return -EBUSY;
2925         }
2926         chip->irq = pci->irq;
2927
2928         if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops)) < 0) {
2929                 snd_intel8x0_free(chip);
2930                 return err;
2931         }
2932
2933         snd_card_set_dev(card, &pci->dev);
2934
2935         *r_intel8x0 = chip;
2936         return 0;
2937 }
2938
2939 static struct shortname_table {
2940         unsigned int id;
2941         const char *s;
2942 } shortnames[] __devinitdata = {
2943         { PCI_DEVICE_ID_INTEL_82801AA_5, "Intel 82801AA-ICH" },
2944         { PCI_DEVICE_ID_INTEL_82801AB_5, "Intel 82901AB-ICH0" },
2945         { PCI_DEVICE_ID_INTEL_82801BA_4, "Intel 82801BA-ICH2" },
2946         { PCI_DEVICE_ID_INTEL_440MX, "Intel 440MX" },
2947         { PCI_DEVICE_ID_INTEL_82801CA_5, "Intel 82801CA-ICH3" },
2948         { PCI_DEVICE_ID_INTEL_82801DB_5, "Intel 82801DB-ICH4" },
2949         { PCI_DEVICE_ID_INTEL_82801EB_5, "Intel ICH5" },
2950         { PCI_DEVICE_ID_INTEL_ESB_5, "Intel 6300ESB" },
2951         { PCI_DEVICE_ID_INTEL_ICH6_18, "Intel ICH6" },
2952         { PCI_DEVICE_ID_INTEL_ICH7_20, "Intel ICH7" },
2953         { PCI_DEVICE_ID_INTEL_ESB2_14, "Intel ESB2" },
2954         { PCI_DEVICE_ID_SI_7012, "SiS SI7012" },
2955         { PCI_DEVICE_ID_NVIDIA_MCP1_AUDIO, "NVidia nForce" },
2956         { PCI_DEVICE_ID_NVIDIA_MCP2_AUDIO, "NVidia nForce2" },
2957         { PCI_DEVICE_ID_NVIDIA_MCP3_AUDIO, "NVidia nForce3" },
2958         { PCI_DEVICE_ID_NVIDIA_CK8S_AUDIO, "NVidia CK8S" },
2959         { PCI_DEVICE_ID_NVIDIA_CK804_AUDIO, "NVidia CK804" },
2960         { PCI_DEVICE_ID_NVIDIA_CK8_AUDIO, "NVidia CK8" },
2961         { 0x003a, "NVidia MCP04" },
2962         { 0x746d, "AMD AMD8111" },
2963         { 0x7445, "AMD AMD768" },
2964         { 0x5455, "ALi M5455" },
2965         { 0, NULL },
2966 };
2967
2968 static struct snd_pci_quirk spdif_aclink_defaults[] __devinitdata = {
2969         SND_PCI_QUIRK(0x147b, 0x1c1a, "ASUS KN8", 1),
2970         { } /* end */
2971 };
2972
2973 /* look up white/black list for SPDIF over ac-link */
2974 static int __devinit check_default_spdif_aclink(struct pci_dev *pci)
2975 {
2976         const struct snd_pci_quirk *w;
2977
2978         w = snd_pci_quirk_lookup(pci, spdif_aclink_defaults);
2979         if (w) {
2980                 if (w->value)
2981                         snd_printdd(KERN_INFO "intel8x0: Using SPDIF over "
2982                                     "AC-Link for %s\n", w->name);
2983                 else
2984                         snd_printdd(KERN_INFO "intel8x0: Using integrated "
2985                                     "SPDIF DMA for %s\n", w->name);
2986                 return w->value;
2987         }
2988         return 0;
2989 }
2990
2991 static int __devinit snd_intel8x0_probe(struct pci_dev *pci,
2992                                         const struct pci_device_id *pci_id)
2993 {
2994         struct snd_card *card;
2995         struct intel8x0 *chip;
2996         int err;
2997         struct shortname_table *name;
2998
2999         card = snd_card_new(index, id, THIS_MODULE, 0);
3000         if (card == NULL)
3001                 return -ENOMEM;
3002
3003         if (spdif_aclink < 0)
3004                 spdif_aclink = check_default_spdif_aclink(pci);
3005
3006         strcpy(card->driver, "ICH");
3007         if (!spdif_aclink) {
3008                 switch (pci_id->driver_data) {
3009                 case DEVICE_NFORCE:
3010                         strcpy(card->driver, "NFORCE");
3011                         break;
3012                 case DEVICE_INTEL_ICH4:
3013                         strcpy(card->driver, "ICH4");
3014                 }
3015         }
3016
3017         strcpy(card->shortname, "Intel ICH");
3018         for (name = shortnames; name->id; name++) {
3019                 if (pci->device == name->id) {
3020                         strcpy(card->shortname, name->s);
3021                         break;
3022                 }
3023         }
3024
3025         if (buggy_irq < 0) {
3026                 /* some Nforce[2] and ICH boards have problems with IRQ handling.
3027                  * Needs to return IRQ_HANDLED for unknown irqs.
3028                  */
3029                 if (pci_id->driver_data == DEVICE_NFORCE)
3030                         buggy_irq = 1;
3031                 else
3032                         buggy_irq = 0;
3033         }
3034
3035         if ((err = snd_intel8x0_create(card, pci, pci_id->driver_data,
3036                                        &chip)) < 0) {
3037                 snd_card_free(card);
3038                 return err;
3039         }
3040         card->private_data = chip;
3041
3042         if ((err = snd_intel8x0_mixer(chip, ac97_clock, ac97_quirk)) < 0) {
3043                 snd_card_free(card);
3044                 return err;
3045         }
3046         if ((err = snd_intel8x0_pcm(chip)) < 0) {
3047                 snd_card_free(card);
3048                 return err;
3049         }
3050
3051         snd_intel8x0_proc_init(chip);
3052
3053         snprintf(card->longname, sizeof(card->longname),
3054                  "%s with %s at irq %i", card->shortname,
3055                  snd_ac97_get_short_name(chip->ac97[0]), chip->irq);
3056
3057         if (! ac97_clock)
3058                 intel8x0_measure_ac97_clock(chip);
3059
3060         if ((err = snd_card_register(card)) < 0) {
3061                 snd_card_free(card);
3062                 return err;
3063         }
3064         pci_set_drvdata(pci, card);
3065         return 0;
3066 }
3067
3068 static void __devexit snd_intel8x0_remove(struct pci_dev *pci)
3069 {
3070         snd_card_free(pci_get_drvdata(pci));
3071         pci_set_drvdata(pci, NULL);
3072 }
3073
3074 static struct pci_driver driver = {
3075         .name = "Intel ICH",
3076         .id_table = snd_intel8x0_ids,
3077         .probe = snd_intel8x0_probe,
3078         .remove = __devexit_p(snd_intel8x0_remove),
3079 #ifdef CONFIG_PM
3080         .suspend = intel8x0_suspend,
3081         .resume = intel8x0_resume,
3082 #endif
3083 };
3084
3085
3086 static int __init alsa_card_intel8x0_init(void)
3087 {
3088         return pci_register_driver(&driver);
3089 }
3090
3091 static void __exit alsa_card_intel8x0_exit(void)
3092 {
3093         pci_unregister_driver(&driver);
3094 }
3095
3096 module_init(alsa_card_intel8x0_init)
3097 module_exit(alsa_card_intel8x0_exit)