2 * ALSA SoC I2S (McBSP) Audio Layer for TI DAVINCI processor
4 * Author: Vladimir Barinov, <vbarinov@embeddedalley.com>
5 * Copyright: (C) 2007 MontaVista Software, Inc., <source@mvista.com>
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
12 #include <linux/init.h>
13 #include <linux/module.h>
14 #include <linux/device.h>
15 #include <linux/slab.h>
16 #include <linux/delay.h>
18 #include <linux/clk.h>
20 #include <sound/core.h>
21 #include <sound/pcm.h>
22 #include <sound/pcm_params.h>
23 #include <sound/initval.h>
24 #include <sound/soc.h>
28 #include "davinci-pcm.h"
29 #include "davinci-i2s.h"
33 * NOTE: terminology here is confusing.
35 * - This driver supports the "Audio Serial Port" (ASP),
36 * found on dm6446, dm355, and other DaVinci chips.
38 * - But it labels it a "Multi-channel Buffered Serial Port"
39 * (McBSP) as on older chips like the dm642 ... which was
40 * backward-compatible, possibly explaining that confusion.
42 * - OMAP chips have a controller called McBSP, which is
43 * incompatible with the DaVinci flavor of McBSP.
45 * - Newer DaVinci chips have a controller called McASP,
46 * incompatible with ASP and with either McBSP.
48 * In short: this uses ASP to implement I2S, not McBSP.
49 * And it won't be the only DaVinci implemention of I2S.
51 #define DAVINCI_MCBSP_DRR_REG 0x00
52 #define DAVINCI_MCBSP_DXR_REG 0x04
53 #define DAVINCI_MCBSP_SPCR_REG 0x08
54 #define DAVINCI_MCBSP_RCR_REG 0x0c
55 #define DAVINCI_MCBSP_XCR_REG 0x10
56 #define DAVINCI_MCBSP_SRGR_REG 0x14
57 #define DAVINCI_MCBSP_PCR_REG 0x24
59 #define DAVINCI_MCBSP_SPCR_RRST (1 << 0)
60 #define DAVINCI_MCBSP_SPCR_RINTM(v) ((v) << 4)
61 #define DAVINCI_MCBSP_SPCR_XRST (1 << 16)
62 #define DAVINCI_MCBSP_SPCR_XINTM(v) ((v) << 20)
63 #define DAVINCI_MCBSP_SPCR_GRST (1 << 22)
64 #define DAVINCI_MCBSP_SPCR_FRST (1 << 23)
65 #define DAVINCI_MCBSP_SPCR_FREE (1 << 25)
67 #define DAVINCI_MCBSP_RCR_RWDLEN1(v) ((v) << 5)
68 #define DAVINCI_MCBSP_RCR_RFRLEN1(v) ((v) << 8)
69 #define DAVINCI_MCBSP_RCR_RDATDLY(v) ((v) << 16)
70 #define DAVINCI_MCBSP_RCR_RFIG (1 << 18)
71 #define DAVINCI_MCBSP_RCR_RWDLEN2(v) ((v) << 21)
72 #define DAVINCI_MCBSP_RCR_RFRLEN2(v) ((v) << 24)
73 #define DAVINCI_MCBSP_RCR_RPHASE BIT(31)
75 #define DAVINCI_MCBSP_XCR_XWDLEN1(v) ((v) << 5)
76 #define DAVINCI_MCBSP_XCR_XFRLEN1(v) ((v) << 8)
77 #define DAVINCI_MCBSP_XCR_XDATDLY(v) ((v) << 16)
78 #define DAVINCI_MCBSP_XCR_XFIG (1 << 18)
79 #define DAVINCI_MCBSP_XCR_XWDLEN2(v) ((v) << 21)
80 #define DAVINCI_MCBSP_XCR_XFRLEN2(v) ((v) << 24)
81 #define DAVINCI_MCBSP_XCR_XPHASE BIT(31)
83 #define DAVINCI_MCBSP_SRGR_FWID(v) ((v) << 8)
84 #define DAVINCI_MCBSP_SRGR_FPER(v) ((v) << 16)
85 #define DAVINCI_MCBSP_SRGR_FSGM (1 << 28)
86 #define DAVINCI_MCBSP_SRGR_CLKSM BIT(29)
88 #define DAVINCI_MCBSP_PCR_CLKRP (1 << 0)
89 #define DAVINCI_MCBSP_PCR_CLKXP (1 << 1)
90 #define DAVINCI_MCBSP_PCR_FSRP (1 << 2)
91 #define DAVINCI_MCBSP_PCR_FSXP (1 << 3)
92 #define DAVINCI_MCBSP_PCR_SCLKME (1 << 7)
93 #define DAVINCI_MCBSP_PCR_CLKRM (1 << 8)
94 #define DAVINCI_MCBSP_PCR_CLKXM (1 << 9)
95 #define DAVINCI_MCBSP_PCR_FSRM (1 << 10)
96 #define DAVINCI_MCBSP_PCR_FSXM (1 << 11)
99 DAVINCI_MCBSP_WORD_8 = 0,
100 DAVINCI_MCBSP_WORD_12,
101 DAVINCI_MCBSP_WORD_16,
102 DAVINCI_MCBSP_WORD_20,
103 DAVINCI_MCBSP_WORD_24,
104 DAVINCI_MCBSP_WORD_32,
107 static const unsigned char data_type[SNDRV_PCM_FORMAT_S32_LE + 1] = {
108 [SNDRV_PCM_FORMAT_S8] = 1,
109 [SNDRV_PCM_FORMAT_S16_LE] = 2,
110 [SNDRV_PCM_FORMAT_S32_LE] = 4,
113 static const unsigned char asp_word_length[SNDRV_PCM_FORMAT_S32_LE + 1] = {
114 [SNDRV_PCM_FORMAT_S8] = DAVINCI_MCBSP_WORD_8,
115 [SNDRV_PCM_FORMAT_S16_LE] = DAVINCI_MCBSP_WORD_16,
116 [SNDRV_PCM_FORMAT_S32_LE] = DAVINCI_MCBSP_WORD_32,
119 static const unsigned char double_fmt[SNDRV_PCM_FORMAT_S32_LE + 1] = {
120 [SNDRV_PCM_FORMAT_S8] = SNDRV_PCM_FORMAT_S16_LE,
121 [SNDRV_PCM_FORMAT_S16_LE] = SNDRV_PCM_FORMAT_S32_LE,
124 struct davinci_mcbsp_dev {
126 struct davinci_pcm_dma_params dma_params[2];
134 * Combining both channels into 1 element will at least double the
135 * amount of time between servicing the dma channel, increase
136 * effiency, and reduce the chance of overrun/underrun. But,
137 * it will result in the left & right channels being swapped.
139 * If relabeling the left and right channels is not possible,
140 * you may want to let the codec know to swap them back.
142 * It may allow x10 the amount of time to service dma requests,
143 * if the codec is master and is using an unnecessarily fast bit clock
144 * (ie. tlvaic23b), independent of the sample rate. So, having an
145 * entire frame at once means it can be serviced at the sample rate
146 * instead of the bit clock rate.
148 * In the now unlikely case that an underrun still
149 * occurs, both the left and right samples will be repeated
150 * so that no pops are heard, and the left and right channels
151 * won't end up being swapped because of the underrun.
153 unsigned enable_channel_combine:1;
160 static inline void davinci_mcbsp_write_reg(struct davinci_mcbsp_dev *dev,
163 __raw_writel(val, dev->base + reg);
166 static inline u32 davinci_mcbsp_read_reg(struct davinci_mcbsp_dev *dev, int reg)
168 return __raw_readl(dev->base + reg);
171 static void toggle_clock(struct davinci_mcbsp_dev *dev, int playback)
173 u32 m = playback ? DAVINCI_MCBSP_PCR_CLKXP : DAVINCI_MCBSP_PCR_CLKRP;
174 /* The clock needs to toggle to complete reset.
175 * So, fake it by toggling the clk polarity.
177 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_PCR_REG, dev->pcr ^ m);
178 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_PCR_REG, dev->pcr);
181 static void davinci_mcbsp_start(struct davinci_mcbsp_dev *dev,
182 struct snd_pcm_substream *substream)
184 struct snd_soc_pcm_runtime *rtd = substream->private_data;
185 struct snd_soc_device *socdev = rtd->socdev;
186 struct snd_soc_platform *platform = socdev->card->platform;
187 int playback = (substream->stream == SNDRV_PCM_STREAM_PLAYBACK);
189 u32 mask = playback ? DAVINCI_MCBSP_SPCR_XRST : DAVINCI_MCBSP_SPCR_RRST;
190 spcr = davinci_mcbsp_read_reg(dev, DAVINCI_MCBSP_SPCR_REG);
192 /* start off disabled */
193 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SPCR_REG,
195 toggle_clock(dev, playback);
197 if (dev->pcr & (DAVINCI_MCBSP_PCR_FSXM | DAVINCI_MCBSP_PCR_FSRM |
198 DAVINCI_MCBSP_PCR_CLKXM | DAVINCI_MCBSP_PCR_CLKRM)) {
199 /* Start the sample generator */
200 spcr |= DAVINCI_MCBSP_SPCR_GRST;
201 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SPCR_REG, spcr);
205 /* Stop the DMA to avoid data loss */
206 /* while the transmitter is out of reset to handle XSYNCERR */
207 if (platform->pcm_ops->trigger) {
208 int ret = platform->pcm_ops->trigger(substream,
209 SNDRV_PCM_TRIGGER_STOP);
211 printk(KERN_DEBUG "Playback DMA stop failed\n");
214 /* Enable the transmitter */
215 spcr = davinci_mcbsp_read_reg(dev, DAVINCI_MCBSP_SPCR_REG);
216 spcr |= DAVINCI_MCBSP_SPCR_XRST;
217 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SPCR_REG, spcr);
219 /* wait for any unexpected frame sync error to occur */
222 /* Disable the transmitter to clear any outstanding XSYNCERR */
223 spcr = davinci_mcbsp_read_reg(dev, DAVINCI_MCBSP_SPCR_REG);
224 spcr &= ~DAVINCI_MCBSP_SPCR_XRST;
225 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SPCR_REG, spcr);
226 toggle_clock(dev, playback);
228 /* Restart the DMA */
229 if (platform->pcm_ops->trigger) {
230 int ret = platform->pcm_ops->trigger(substream,
231 SNDRV_PCM_TRIGGER_START);
233 printk(KERN_DEBUG "Playback DMA start failed\n");
237 /* Enable transmitter or receiver */
238 spcr = davinci_mcbsp_read_reg(dev, DAVINCI_MCBSP_SPCR_REG);
241 if (dev->pcr & (DAVINCI_MCBSP_PCR_FSXM | DAVINCI_MCBSP_PCR_FSRM)) {
242 /* Start frame sync */
243 spcr |= DAVINCI_MCBSP_SPCR_FRST;
245 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SPCR_REG, spcr);
248 static void davinci_mcbsp_stop(struct davinci_mcbsp_dev *dev, int playback)
252 /* Reset transmitter/receiver and sample rate/frame sync generators */
253 spcr = davinci_mcbsp_read_reg(dev, DAVINCI_MCBSP_SPCR_REG);
254 spcr &= ~(DAVINCI_MCBSP_SPCR_GRST | DAVINCI_MCBSP_SPCR_FRST);
255 spcr &= playback ? ~DAVINCI_MCBSP_SPCR_XRST : ~DAVINCI_MCBSP_SPCR_RRST;
256 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SPCR_REG, spcr);
257 toggle_clock(dev, playback);
260 #define DEFAULT_BITPERSAMPLE 16
262 static int davinci_i2s_set_dai_fmt(struct snd_soc_dai *cpu_dai,
265 struct davinci_mcbsp_dev *dev = cpu_dai->private_data;
268 /* Attention srgr is updated by hw_params! */
269 srgr = DAVINCI_MCBSP_SRGR_FSGM |
270 DAVINCI_MCBSP_SRGR_FPER(DEFAULT_BITPERSAMPLE * 2 - 1) |
271 DAVINCI_MCBSP_SRGR_FWID(DEFAULT_BITPERSAMPLE - 1);
274 /* set master/slave audio interface */
275 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
276 case SND_SOC_DAIFMT_CBS_CFS:
278 pcr = DAVINCI_MCBSP_PCR_FSXM |
279 DAVINCI_MCBSP_PCR_FSRM |
280 DAVINCI_MCBSP_PCR_CLKXM |
281 DAVINCI_MCBSP_PCR_CLKRM;
283 case SND_SOC_DAIFMT_CBM_CFS:
284 pcr = DAVINCI_MCBSP_PCR_FSRM | DAVINCI_MCBSP_PCR_FSXM;
286 * Selection of the clock input pin that is the
287 * input for the Sample Rate Generator.
288 * McBSP FSR and FSX are driven by the Sample Rate
291 switch (dev->clk_input_pin) {
293 pcr |= DAVINCI_MCBSP_PCR_CLKXM |
294 DAVINCI_MCBSP_PCR_CLKRM;
297 pcr |= DAVINCI_MCBSP_PCR_SCLKME;
300 dev_err(dev->dev, "bad clk_input_pin\n");
305 case SND_SOC_DAIFMT_CBM_CFM:
306 /* codec is master */
310 printk(KERN_ERR "%s:bad master\n", __func__);
314 /* interface format */
315 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
316 case SND_SOC_DAIFMT_I2S:
317 /* Davinci doesn't support TRUE I2S, but some codecs will have
318 * the left and right channels contiguous. This allows
319 * dsp_a mode to be used with an inverted normal frame clk.
320 * If your codec is master and does not have contiguous
321 * channels, then you will have sound on only one channel.
322 * Try using a different mode, or codec as slave.
324 * The TLV320AIC33 is an example of a codec where this works.
325 * It has a variable bit clock frequency allowing it to have
326 * valid data on every bit clock.
328 * The TLV320AIC23 is an example of a codec where this does not
329 * work. It has a fixed bit clock frequency with progressively
330 * more empty bit clock slots between channels as the sample
333 fmt ^= SND_SOC_DAIFMT_NB_IF;
334 case SND_SOC_DAIFMT_DSP_A:
335 dev->mode = MOD_DSP_A;
337 case SND_SOC_DAIFMT_DSP_B:
338 dev->mode = MOD_DSP_B;
341 printk(KERN_ERR "%s:bad format\n", __func__);
345 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
346 case SND_SOC_DAIFMT_NB_NF:
347 /* CLKRP Receive clock polarity,
348 * 1 - sampled on rising edge of CLKR
349 * valid on rising edge
350 * CLKXP Transmit clock polarity,
351 * 1 - clocked on falling edge of CLKX
352 * valid on rising edge
353 * FSRP Receive frame sync pol, 0 - active high
354 * FSXP Transmit frame sync pol, 0 - active high
356 pcr |= (DAVINCI_MCBSP_PCR_CLKXP | DAVINCI_MCBSP_PCR_CLKRP);
358 case SND_SOC_DAIFMT_IB_IF:
359 /* CLKRP Receive clock polarity,
360 * 0 - sampled on falling edge of CLKR
361 * valid on falling edge
362 * CLKXP Transmit clock polarity,
363 * 0 - clocked on rising edge of CLKX
364 * valid on falling edge
365 * FSRP Receive frame sync pol, 1 - active low
366 * FSXP Transmit frame sync pol, 1 - active low
368 pcr |= (DAVINCI_MCBSP_PCR_FSXP | DAVINCI_MCBSP_PCR_FSRP);
370 case SND_SOC_DAIFMT_NB_IF:
371 /* CLKRP Receive clock polarity,
372 * 1 - sampled on rising edge of CLKR
373 * valid on rising edge
374 * CLKXP Transmit clock polarity,
375 * 1 - clocked on falling edge of CLKX
376 * valid on rising edge
377 * FSRP Receive frame sync pol, 1 - active low
378 * FSXP Transmit frame sync pol, 1 - active low
380 pcr |= (DAVINCI_MCBSP_PCR_CLKXP | DAVINCI_MCBSP_PCR_CLKRP |
381 DAVINCI_MCBSP_PCR_FSXP | DAVINCI_MCBSP_PCR_FSRP);
383 case SND_SOC_DAIFMT_IB_NF:
384 /* CLKRP Receive clock polarity,
385 * 0 - sampled on falling edge of CLKR
386 * valid on falling edge
387 * CLKXP Transmit clock polarity,
388 * 0 - clocked on rising edge of CLKX
389 * valid on falling edge
390 * FSRP Receive frame sync pol, 0 - active high
391 * FSXP Transmit frame sync pol, 0 - active high
397 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SRGR_REG, srgr);
399 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_PCR_REG, pcr);
403 static int davinci_i2s_dai_set_clkdiv(struct snd_soc_dai *cpu_dai,
406 struct davinci_mcbsp_dev *dev = cpu_dai->private_data;
408 if (div_id != DAVINCI_MCBSP_CLKGDV)
415 static int davinci_i2s_hw_params(struct snd_pcm_substream *substream,
416 struct snd_pcm_hw_params *params,
417 struct snd_soc_dai *dai)
419 struct davinci_mcbsp_dev *dev = dai->private_data;
420 struct davinci_pcm_dma_params *dma_params =
421 &dev->dma_params[substream->stream];
422 struct snd_interval *i = NULL;
423 int mcbsp_word_length, master;
424 unsigned int rcr, xcr, srgr, clk_div, freq, framesize;
426 snd_pcm_format_t fmt;
427 unsigned element_cnt = 1;
429 /* general line settings */
430 spcr = davinci_mcbsp_read_reg(dev, DAVINCI_MCBSP_SPCR_REG);
431 if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) {
432 spcr |= DAVINCI_MCBSP_SPCR_RINTM(3) | DAVINCI_MCBSP_SPCR_FREE;
433 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SPCR_REG, spcr);
435 spcr |= DAVINCI_MCBSP_SPCR_XINTM(3) | DAVINCI_MCBSP_SPCR_FREE;
436 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SPCR_REG, spcr);
439 master = dev->fmt & SND_SOC_DAIFMT_MASTER_MASK;
440 fmt = params_format(params);
441 mcbsp_word_length = asp_word_length[fmt];
444 case SND_SOC_DAIFMT_CBS_CFS:
445 freq = clk_get_rate(dev->clk);
446 srgr = DAVINCI_MCBSP_SRGR_FSGM |
447 DAVINCI_MCBSP_SRGR_CLKSM;
448 srgr |= DAVINCI_MCBSP_SRGR_FWID(mcbsp_word_length *
450 /* symmetric waveforms */
451 clk_div = freq / (mcbsp_word_length * 16) /
452 params->rate_num * params->rate_den;
453 srgr |= DAVINCI_MCBSP_SRGR_FPER(mcbsp_word_length *
458 case SND_SOC_DAIFMT_CBM_CFS:
459 srgr = DAVINCI_MCBSP_SRGR_FSGM;
460 clk_div = dev->clk_div - 1;
461 srgr |= DAVINCI_MCBSP_SRGR_FWID(mcbsp_word_length * 8 - 1);
462 srgr |= DAVINCI_MCBSP_SRGR_FPER(mcbsp_word_length * 16 - 1);
466 case SND_SOC_DAIFMT_CBM_CFM:
467 /* Clock and frame sync given from external sources */
468 i = hw_param_interval(params, SNDRV_PCM_HW_PARAM_SAMPLE_BITS);
469 srgr = DAVINCI_MCBSP_SRGR_FSGM;
470 srgr |= DAVINCI_MCBSP_SRGR_FWID(snd_interval_value(i) - 1);
471 pr_debug("%s - %d FWID set: re-read srgr = %X\n",
472 __func__, __LINE__, snd_interval_value(i) - 1);
474 i = hw_param_interval(params, SNDRV_PCM_HW_PARAM_FRAME_BITS);
475 srgr |= DAVINCI_MCBSP_SRGR_FPER(snd_interval_value(i) - 1);
480 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_SRGR_REG, srgr);
482 rcr = DAVINCI_MCBSP_RCR_RFIG;
483 xcr = DAVINCI_MCBSP_XCR_XFIG;
484 if (dev->mode == MOD_DSP_B) {
485 rcr |= DAVINCI_MCBSP_RCR_RDATDLY(0);
486 xcr |= DAVINCI_MCBSP_XCR_XDATDLY(0);
488 rcr |= DAVINCI_MCBSP_RCR_RDATDLY(1);
489 xcr |= DAVINCI_MCBSP_XCR_XDATDLY(1);
491 /* Determine xfer data type */
492 fmt = params_format(params);
493 if ((fmt > SNDRV_PCM_FORMAT_S32_LE) || !data_type[fmt]) {
494 printk(KERN_WARNING "davinci-i2s: unsupported PCM format\n");
498 if (params_channels(params) == 2) {
500 if (double_fmt[fmt] && dev->enable_channel_combine) {
502 fmt = double_fmt[fmt];
505 case SND_SOC_DAIFMT_CBS_CFS:
506 case SND_SOC_DAIFMT_CBS_CFM:
507 rcr |= DAVINCI_MCBSP_RCR_RFRLEN2(0);
508 xcr |= DAVINCI_MCBSP_XCR_XFRLEN2(0);
509 rcr |= DAVINCI_MCBSP_RCR_RPHASE;
510 xcr |= DAVINCI_MCBSP_XCR_XPHASE;
512 case SND_SOC_DAIFMT_CBM_CFM:
513 case SND_SOC_DAIFMT_CBM_CFS:
514 rcr |= DAVINCI_MCBSP_RCR_RFRLEN2(element_cnt - 1);
515 xcr |= DAVINCI_MCBSP_XCR_XFRLEN2(element_cnt - 1);
521 dma_params->acnt = dma_params->data_type = data_type[fmt];
522 dma_params->fifo_level = 0;
523 mcbsp_word_length = asp_word_length[fmt];
526 case SND_SOC_DAIFMT_CBS_CFS:
527 case SND_SOC_DAIFMT_CBS_CFM:
528 rcr |= DAVINCI_MCBSP_RCR_RFRLEN1(0);
529 xcr |= DAVINCI_MCBSP_XCR_XFRLEN1(0);
531 case SND_SOC_DAIFMT_CBM_CFM:
532 case SND_SOC_DAIFMT_CBM_CFS:
533 rcr |= DAVINCI_MCBSP_RCR_RFRLEN1(element_cnt - 1);
534 xcr |= DAVINCI_MCBSP_XCR_XFRLEN1(element_cnt - 1);
540 rcr |= DAVINCI_MCBSP_RCR_RWDLEN1(mcbsp_word_length) |
541 DAVINCI_MCBSP_RCR_RWDLEN2(mcbsp_word_length);
542 xcr |= DAVINCI_MCBSP_XCR_XWDLEN1(mcbsp_word_length) |
543 DAVINCI_MCBSP_XCR_XWDLEN2(mcbsp_word_length);
545 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
546 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_XCR_REG, xcr);
548 davinci_mcbsp_write_reg(dev, DAVINCI_MCBSP_RCR_REG, rcr);
550 pr_debug("%s - %d srgr=%X\n", __func__, __LINE__, srgr);
551 pr_debug("%s - %d xcr=%X\n", __func__, __LINE__, xcr);
552 pr_debug("%s - %d rcr=%X\n", __func__, __LINE__, rcr);
556 static int davinci_i2s_prepare(struct snd_pcm_substream *substream,
557 struct snd_soc_dai *dai)
559 struct davinci_mcbsp_dev *dev = dai->private_data;
560 int playback = (substream->stream == SNDRV_PCM_STREAM_PLAYBACK);
561 davinci_mcbsp_stop(dev, playback);
562 if ((dev->pcr & DAVINCI_MCBSP_PCR_FSXM) == 0) {
563 /* codec is master */
564 davinci_mcbsp_start(dev, substream);
569 static int davinci_i2s_trigger(struct snd_pcm_substream *substream, int cmd,
570 struct snd_soc_dai *dai)
572 struct davinci_mcbsp_dev *dev = dai->private_data;
574 int playback = (substream->stream == SNDRV_PCM_STREAM_PLAYBACK);
575 if ((dev->pcr & DAVINCI_MCBSP_PCR_FSXM) == 0)
576 return 0; /* return if codec is master */
579 case SNDRV_PCM_TRIGGER_START:
580 case SNDRV_PCM_TRIGGER_RESUME:
581 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
582 davinci_mcbsp_start(dev, substream);
584 case SNDRV_PCM_TRIGGER_STOP:
585 case SNDRV_PCM_TRIGGER_SUSPEND:
586 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
587 davinci_mcbsp_stop(dev, playback);
595 static void davinci_i2s_shutdown(struct snd_pcm_substream *substream,
596 struct snd_soc_dai *dai)
598 struct davinci_mcbsp_dev *dev = dai->private_data;
599 int playback = (substream->stream == SNDRV_PCM_STREAM_PLAYBACK);
600 davinci_mcbsp_stop(dev, playback);
603 #define DAVINCI_I2S_RATES SNDRV_PCM_RATE_8000_96000
605 static struct snd_soc_dai_ops davinci_i2s_dai_ops = {
606 .shutdown = davinci_i2s_shutdown,
607 .prepare = davinci_i2s_prepare,
608 .trigger = davinci_i2s_trigger,
609 .hw_params = davinci_i2s_hw_params,
610 .set_fmt = davinci_i2s_set_dai_fmt,
611 .set_clkdiv = davinci_i2s_dai_set_clkdiv,
615 struct snd_soc_dai davinci_i2s_dai = {
616 .name = "davinci-i2s",
621 .rates = DAVINCI_I2S_RATES,
622 .formats = SNDRV_PCM_FMTBIT_S16_LE,},
626 .rates = DAVINCI_I2S_RATES,
627 .formats = SNDRV_PCM_FMTBIT_S16_LE,},
628 .ops = &davinci_i2s_dai_ops,
631 EXPORT_SYMBOL_GPL(davinci_i2s_dai);
633 static int davinci_i2s_probe(struct platform_device *pdev)
635 struct snd_platform_data *pdata = pdev->dev.platform_data;
636 struct davinci_mcbsp_dev *dev;
637 struct resource *mem, *ioarea, *res;
640 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
642 dev_err(&pdev->dev, "no mem resource?\n");
646 ioarea = request_mem_region(mem->start, (mem->end - mem->start) + 1,
649 dev_err(&pdev->dev, "McBSP region already claimed\n");
653 dev = kzalloc(sizeof(struct davinci_mcbsp_dev), GFP_KERNEL);
656 goto err_release_region;
659 dev->enable_channel_combine = pdata->enable_channel_combine;
660 dev->dma_params[SNDRV_PCM_STREAM_PLAYBACK].sram_size =
661 pdata->sram_size_playback;
662 dev->dma_params[SNDRV_PCM_STREAM_CAPTURE].sram_size =
663 pdata->sram_size_capture;
664 dev->clk_input_pin = pdata->clk_input_pin;
666 dev->clk = clk_get(&pdev->dev, NULL);
667 if (IS_ERR(dev->clk)) {
671 clk_enable(dev->clk);
673 dev->base = (void __iomem *)IO_ADDRESS(mem->start);
675 dev->dma_params[SNDRV_PCM_STREAM_PLAYBACK].dma_addr =
676 (dma_addr_t)(io_v2p(dev->base) + DAVINCI_MCBSP_DXR_REG);
678 dev->dma_params[SNDRV_PCM_STREAM_CAPTURE].dma_addr =
679 (dma_addr_t)(io_v2p(dev->base) + DAVINCI_MCBSP_DRR_REG);
681 /* first TX, then RX */
682 res = platform_get_resource(pdev, IORESOURCE_DMA, 0);
684 dev_err(&pdev->dev, "no DMA resource\n");
688 dev->dma_params[SNDRV_PCM_STREAM_PLAYBACK].channel = res->start;
690 res = platform_get_resource(pdev, IORESOURCE_DMA, 1);
692 dev_err(&pdev->dev, "no DMA resource\n");
696 dev->dma_params[SNDRV_PCM_STREAM_CAPTURE].channel = res->start;
697 dev->dev = &pdev->dev;
699 davinci_i2s_dai.private_data = dev;
700 davinci_i2s_dai.capture.dma_data = dev->dma_params;
701 davinci_i2s_dai.playback.dma_data = dev->dma_params;
702 ret = snd_soc_register_dai(&davinci_i2s_dai);
711 release_mem_region(mem->start, (mem->end - mem->start) + 1);
716 static int davinci_i2s_remove(struct platform_device *pdev)
718 struct davinci_mcbsp_dev *dev = davinci_i2s_dai.private_data;
719 struct resource *mem;
721 snd_soc_unregister_dai(&davinci_i2s_dai);
722 clk_disable(dev->clk);
726 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
727 release_mem_region(mem->start, (mem->end - mem->start) + 1);
732 static struct platform_driver davinci_mcbsp_driver = {
733 .probe = davinci_i2s_probe,
734 .remove = davinci_i2s_remove,
736 .name = "davinci-asp",
737 .owner = THIS_MODULE,
741 static int __init davinci_i2s_init(void)
743 return platform_driver_register(&davinci_mcbsp_driver);
745 module_init(davinci_i2s_init);
747 static void __exit davinci_i2s_exit(void)
749 platform_driver_unregister(&davinci_mcbsp_driver);
751 module_exit(davinci_i2s_exit);
753 MODULE_AUTHOR("Vladimir Barinov");
754 MODULE_DESCRIPTION("TI DAVINCI I2S (McBSP) SoC Interface");
755 MODULE_LICENSE("GPL");