summary |
shortlog |
log |
commit | commitdiff |
tree
raw |
patch |
inline | side by side (from parent 1:
7468676)
Implementations of the standard clock and reset APIs are available on all
Tegra SoCs now, so enable compilation of those uclasses.
Enable the Tegra CAR drivers for all SoCs prior to the BPMP being
available. This provides an implementation of those APIs everywhere.
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
config TEGRA_COMMON
bool "Tegra common options"
config TEGRA_COMMON
bool "Tegra common options"
select DM
select DM_ETH
select DM_GPIO
select DM
select DM_ETH
select DM_GPIO
select DM_PCI
select DM_PCI_COMPAT
select DM_PWM
select DM_PCI
select DM_PCI_COMPAT
select DM_PWM
select DM_SERIAL
select DM_SPI
select DM_SPI_FLASH
select DM_SERIAL
select DM_SPI
select DM_SPI_FLASH
select OF_CONTROL
select VIDCONSOLE_AS_LCD if DM_VIDEO
select OF_CONTROL
select VIDCONSOLE_AS_LCD if DM_VIDEO
+config TEGRA_NO_BPMP
+ bool "Tegra common options for SoCs without BPMP"
+ select TEGRA_CAR
+ select TEGRA_CAR_CLOCK
+ select TEGRA_CAR_RESET
+
config TEGRA_ARMV7_COMMON
bool "Tegra 32-bit common options"
select CPU_V7
config TEGRA_ARMV7_COMMON
bool "Tegra 32-bit common options"
select CPU_V7
select SUPPORT_SPL
select TEGRA_COMMON
select TEGRA_GPIO
select SUPPORT_SPL
select TEGRA_COMMON
select TEGRA_GPIO
config TEGRA_ARMV8_COMMON
bool "Tegra 64-bit common options"
config TEGRA_ARMV8_COMMON
bool "Tegra 64-bit common options"
bool "Tegra210 family"
select TEGRA_GPIO
select TEGRA_ARMV8_COMMON
bool "Tegra210 family"
select TEGRA_GPIO
select TEGRA_ARMV8_COMMON
config TEGRA186
bool "Tegra186 family"
config TEGRA186
bool "Tegra186 family"
- select DM_RESET
- select MISC
select TEGRA186_BPMP
select TEGRA186_CLOCK
select TEGRA186_GPIO
select TEGRA186_BPMP
select TEGRA186_CLOCK
select TEGRA186_GPIO