]> git.karo-electronics.de Git - karo-tx-linux.git/log
karo-tx-linux.git
11 years agoENGR00159982-1 [MX6] : Fix FEC get clock rate function.
Fugang Duan [Thu, 10 Nov 2011 07:58:13 +0000 (15:58 +0800)]
ENGR00159982-1 [MX6] : Fix FEC get clock rate function.

- The clock formula has error, fix the get clock rate
  for FEC module.

Signed-off-by: Fugang Duan <B38611@freescale.com>
11 years agoENGR00161926 Change the PAD settings on SD3 Write Protect
Mahesh Mahadevan [Thu, 10 Nov 2011 11:54:37 +0000 (05:54 -0600)]
ENGR00161926 Change the PAD settings on SD3 Write Protect

Update the PAD settings to lower pull-up resistor as this was
causing WP to not be detected.

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00161848 mx5x: usb: fix build error
Peter Chen [Thu, 10 Nov 2011 02:45:23 +0000 (10:45 +0800)]
ENGR00161848 mx5x: usb: fix build error

Fix the build error for mx5x

arch/arm/plat-mxc/usb_common.c: In function 'fsl_usb_host_init':
arch/arm/plat-mxc/usb_common.c:526:
error: 'UCTRL_OVER_CUR_POL' undeclared (first use in this function)
arch/arm/plat-mxc/usb_common.c:526: error:
(Each undeclared identifier is reported only once
arch/arm/plat-mxc/usb_common.c:526:
error: for each function it appears in.)
arch/arm/plat-mxc/usb_common.c:529:
error: 'UCTRL_OVER_CUR_DIS' undeclared (first use in this function)
arch/arm/plat-mxc/usb_common.c: In function 'usbotg_init':
arch/arm/plat-mxc/usb_common.c:840:
error: 'UCTRL_OVER_CUR_POL' undeclared (first use in this function)
arch/arm/plat-mxc/usb_common.c:843:
error: 'UCTRL_OVER_CUR_DIS' undeclared (first use in this function)
make[1]: *** [arch/arm/plat-mxc/usb_common.o] Error 1
make: *** [arch/arm/plat-mxc] Error 2

Signed-off-by: Peter Chen <peter.chen@freescale.com>
11 years agoENGR00161845 mxc v4l2 output: add check of S_CROP width and height
Jason Chen [Thu, 10 Nov 2011 01:42:12 +0000 (09:42 +0800)]
ENGR00161845 mxc v4l2 output: add check of S_CROP width and height

To avoid CROP width=0 or height=0 case.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00161757 imx: add i2c depends of some drivers
Jason Chen [Wed, 9 Nov 2011 07:12:31 +0000 (15:12 +0800)]
ENGR00161757 imx: add i2c depends of some drivers

add i2c depends for mxc edid/dvi/hdmi driver.
add i2c depends for codec soc sgtl5000 and cs42888.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00161518 [MX6] USB: Add USB OC(Over Current) code
make shi [Wed, 9 Nov 2011 10:59:00 +0000 (18:59 +0800)]
ENGR00161518 [MX6] USB: Add USB OC(Over Current) code

Add config USB OC setting code for mx6q, and make the OC default off.
After adding it, fixing the loop less code during kernel boot in mx6qLite.

Signed-off-by: make shi <b15407@freescale.com>
11 years agoENGR00161617 - [MX6] : FEC get MAC address from OCOTP.
Fugang Duan [Tue, 8 Nov 2011 07:54:47 +0000 (15:54 +0800)]
ENGR00161617 - [MX6] : FEC get MAC address from OCOTP.

- FEC get the default MAC address from OCOTP.
- If the MAC address is all zero, get the random address.
- But, if add para "fec_mac=xx:xx:xx:xx:xx:xx" in uboot,
  FEC will get the last MAC address from uboot para.

Signed-off-by: Fugang Duan <B38611@freescale.com>
11 years agoENGR00161766 [MX6] change ov5640_mipi to a module
Even Xu [Wed, 9 Nov 2011 08:06:28 +0000 (16:06 +0800)]
ENGR00161766 [MX6] change ov5640_mipi to a module

1. Config MIPI CSI2 driver as a default build in driver
2. Change ov5640 mipi sensor as a module

Signed-off-by: Even Xu <b21019@freescale.com>
11 years agoENGR00161761 - [MX6] : workaround for IEEE 1588.
Fugang Duan [Wed, 9 Nov 2011 06:39:14 +0000 (14:39 +0800)]
ENGR00161761 - [MX6] : workaround for IEEE 1588.

- IEEE 1588 use 40MHz divided from pll3 480MHz. And use 480M ddr
  init script. So, cannot disable pll3 in clock.c file.

Signed-off-by: Fugang Duan <B38611@freescale.com>
11 years agoENGR00161764 mx6q: disable gc355 temporally
Richard Zhao [Wed, 9 Nov 2011 07:01:45 +0000 (15:01 +0800)]
ENGR00161764 mx6q: disable gc355 temporally

Reasons:
 - gc355 suspend failed. which cause the whole system suspend failed.
 - gc355 cause reserved memory must be ioremap, consume too much vmalloc space.
 - gc355 can not work in 4.6.2 gpu driver.

Signed-off-by: Richard Zhao <richard.zhao@freescale.com>
11 years agoENGR00161755 MX6Q/MFGTOOL : disable GPU for MFGTOOL
Huang Shijie [Wed, 9 Nov 2011 05:36:17 +0000 (13:36 +0800)]
ENGR00161755 MX6Q/MFGTOOL : disable GPU for MFGTOOL

The GPU module will eat up lots of memory.
So disable GPU to save same memory.

Signed-off-by: Huang Shijie <b32955@freescale.com>
11 years agoENGR00161524 mx6q: fix pin conflicts between spdif and flexcan
Dong Aisheng [Mon, 7 Nov 2011 08:41:54 +0000 (16:41 +0800)]
ENGR00161524 mx6q: fix pin conflicts between spdif and flexcan

Dynamically checking whether enable spdif or flexcan via a boot
param 'spdif'.

Signed-off-by: Dong Aisheng <b29396@freescale.com>
11 years agoENGR00161643-3 UTP : bugfix
Huang Shijie [Tue, 8 Nov 2011 09:39:35 +0000 (17:39 +0800)]
ENGR00161643-3 UTP : bugfix

The origin code lossed one line.
fix it.

Signed-off-by: Huang Shijie <b32955@freescale.com>
11 years agoENGR00161643-2 MX6Q-lite : enlarge the mtd partition of NOR
Huang Shijie [Tue, 8 Nov 2011 09:39:06 +0000 (17:39 +0800)]
ENGR00161643-2 MX6Q-lite : enlarge the mtd partition of NOR

64k is too small for uboot.
So enlarge the partition to 256K.

Signed-off-by: Huang Shijie <b32955@freescale.com>
11 years agoENGR00161643-1 MX6Q-lite : add SPI-NOR support to MFGTOOL
Huang Shijie [Tue, 8 Nov 2011 09:38:32 +0000 (17:38 +0800)]
ENGR00161643-1 MX6Q-lite : add SPI-NOR support to MFGTOOL

add spi-nor support to the defconfig.

Signed-off-by: Huang Shijie <b32955@freescale.com>
11 years agoENGR00161315 IPUv3 fix VDIC split line between up/down stripe
Sandor Yu [Fri, 4 Nov 2011 06:34:13 +0000 (14:34 +0800)]
ENGR00161315 IPUv3 fix VDIC split line between up/down stripe

In IPU split mode, if deinterlace is enable, there are obvious line
between up and down stripe, it is cause by VDIC module. Fix it.

Signed-off-by: Sandor YU <r01008@freescale.com>
11 years agoENGR00161631 [ASRC]fix build error
Tony Lin [Tue, 8 Nov 2011 08:46:14 +0000 (16:46 +0800)]
ENGR00161631 [ASRC]fix build error

if kernel hacking -> Big Kernel Lock is deselected, ASRC will build fail as:

drivers/mxc/asrc/mxc_asrc.c: In function 'asrc_input_dma_callback':
drivers/mxc/asrc/mxc_asrc.c:873: error: 'TASK_INTERRUPTIBLE'
undeclared (first use in this function)
drivers/mxc/asrc/mxc_asrc.c:873: error: (Each undeclared identifier
is reported only once
drivers/mxc/asrc/mxc_asrc.c:873: error: for each function it appears in.)
drivers/mxc/asrc/mxc_asrc.c: In function 'asrc_output_dma_callback':
drivers/mxc/asrc/mxc_asrc.c:915: error: 'TASK_INTERRUPTIBLE' undeclared
(first use in this function)
drivers/mxc/asrc/mxc_asrc.c: In function 'asrc_ioctl':
drivers/mxc/asrc/mxc_asrc.c:1259: error: 'TASK_INTERRUPTIBLE' undeclared
(first use in this function)
drivers/mxc/asrc/mxc_asrc.c:1259: error: implicit declaration of function
'signal_pending'
drivers/mxc/asrc/mxc_asrc.c:1259: error: implicit declaration of function
'schedule_timeout'
CC      fs/ext4/symlink.o
drivers/mxc/asrc/mxc_asrc.c: In function 'mxc_asrc_close':
drivers/mxc/asrc/mxc_asrc.c:1554: error: 'TASK_INTERRUPTIBLE' undeclared
(first use in this function)
make[3]: *** [drivers/mxc/asrc/mxc_asrc.o] Error 1

Signed-off-by: Tony Lin <tony.lin@freescale.com>
11 years agoENGR00161598 [MX6] OTG Driver:fix OTG function issue
make shi [Tue, 8 Nov 2011 06:57:05 +0000 (14:57 +0800)]
ENGR00161598 [MX6] OTG Driver:fix OTG function issue

- Add Wait for Vbus change stable function for remove Vbus interrupt.
- fix insert a HOST cable ,device modprobe issue.

Signed-off-by: make shi <b15407@freescale.com>
11 years agoENGR00161598 [MX6]OTG driver: load fail issue
make shi [Tue, 8 Nov 2011 06:54:28 +0000 (14:54 +0800)]
ENGR00161598 [MX6]OTG driver: load fail issue

[MX6] OTG load fail when remove all usb module

Signed-off-by: make shi <b15407@freescale.com>
11 years agoENGR00161607 mxc v4l2 output: return real phys offset after mmap
Jason Chen [Tue, 8 Nov 2011 06:07:14 +0000 (14:07 +0800)]
ENGR00161607 mxc v4l2 output: return real phys offset after mmap

vpu unit test failed because it need phys offset of each buffer allocated by
v4l2 output driver.
videobuf dma contig method only allocate real dma buffer when user call mmap.
Fix this issue by adding code to querybuf ioctl, return real phys after
buffer mmaped.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00161526 mxc v4l2 output: 720p ic bypass output may failed in block
Jason Chen [Mon, 7 Nov 2011 08:46:36 +0000 (16:46 +0800)]
ENGR00161526 mxc v4l2 output: 720p ic bypass output may failed in block

Repeat play with below cmdline:
/unit_tests/mxc_v4l2_output.out -iw 1280 -ih 720 -ow 1280 -oh
720 -fr 10 -l 1 /unit_tests/720p.yuv

Found the ipu update offset function cause this issue, it can be
work-around by setting it only when value changed.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00161510 [MX6]Fix build warning
Anson Huang [Mon, 7 Nov 2011 03:26:19 +0000 (11:26 +0800)]
ENGR00161510 [MX6]Fix build warning

arch/arm/mach-mx6/cpu.c:39: warning:
'arm_base' defined but not used.

Signed-off-by: Anson Huang <b20788@freescale.com>
11 years agoENGR00161483 Add SPI-NOR support on MX6 Sabre-lite
Mahesh Mahadevan [Fri, 4 Nov 2011 14:45:37 +0000 (09:45 -0500)]
ENGR00161483 Add SPI-NOR support on MX6 Sabre-lite

Add support to access SST SPI-NOR on MX6 Sabre-lite

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00161487: Fix SD/USB/FEC performance issue.
Ranjani Vaidyanathan [Fri, 4 Nov 2011 21:19:19 +0000 (16:19 -0500)]
ENGR00161487: Fix SD/USB/FEC performance issue.

When WAIT mode is not enabled, execute cpu_do_idle() code.
Currently WAIT mode requires the code to be run from IRAM with caches disabled.
No L2 cache access should be done for a specified period after the system exits
WAIT mode. This delay and running code from IRAM adversely affects the
SDHC performance.
Hardware team is looking into the extended delay that is required.
Till its root caused, default should be to execute cpu_do_idle() and
disable entry into WAIT mode.

Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
11 years agoENGR00161484 Add HDMI audio support on MX6 Sabre-lite
Mahesh Mahadevan [Fri, 4 Nov 2011 15:31:46 +0000 (10:31 -0500)]
ENGR00161484 Add HDMI audio support on MX6 Sabre-lite

Add support for HDMI audio on MX6 Sabre-lite

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00161474 [mx6q] Fix build break in imx6_updater_defconfig
Nancy Chen [Fri, 4 Nov 2011 16:05:34 +0000 (11:05 -0500)]
ENGR00161474 [mx6q] Fix build break in imx6_updater_defconfig

Turn on Anatop regulator.

Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
11 years agoENGR00161447-2 ARM2: fix section missmach warning
Frank Li [Fri, 4 Nov 2011 10:43:14 +0000 (18:43 +0800)]
ENGR00161447-2 ARM2: fix section missmach warning

fix section mismatch warning

Signed-off-by: Frank Li <Frank.Li@freescale.com>
11 years agoENGR00161447-1 v4l2: fix section missmach warning
Frank Li [Fri, 4 Nov 2011 10:43:14 +0000 (18:43 +0800)]
ENGR00161447-1 v4l2: fix section missmach warning

fix section mismatch warning

Signed-off-by: Frank Li <Frank.Li@freescale.com>
11 years agoENGR00161444 V4L2: Fix v4l2 capture build error
Frank Li [Fri, 4 Nov 2011 10:19:45 +0000 (18:19 +0800)]
ENGR00161444 V4L2: Fix v4l2 capture build error

Fix v4l2 build error.
revert mxc_v4l2.h to 01c98ebc63d

Signed-off-by: Frank Li <Frank.Li@freescale.com>
11 years agoENGR00159982 - [MX6Q]: Add FEC phy save power function.
Fugang Duan [Fri, 4 Nov 2011 08:21:31 +0000 (16:21 +0800)]
ENGR00159982 - [MX6Q]: Add FEC phy save power function.

- Set Phy AR8031 to saving power mode while no cable connect.

Signed-off-by: Fugang Duan <B38611@freescale.com>
11 years agoENGR00159982 - FEC: low power mode when FEC is no use.
Fugang Duan [Fri, 4 Nov 2011 08:13:43 +0000 (16:13 +0800)]
ENGR00159982 - FEC: low power mode when FEC is no use.

- Set phy AR8031 to save power mode when no cable connect.
- Close enet clock gate when FEC is no use.

Signed-off-by: Fugang Duan <B38611@freescale.com>
11 years agoENGR00161256 mx6q: remove CAN_DEBUG by default in defconfig
Dong Aisheng [Fri, 4 Nov 2011 08:17:16 +0000 (16:17 +0800)]
ENGR00161256 mx6q: remove CAN_DEBUG by default in defconfig

Do not show debug messages by default.

11 years agoENGR00161382-4 MX6Q MIPI CSI2: enable MIPI CSI2
Even Xu [Fri, 4 Nov 2011 05:56:11 +0000 (13:56 +0800)]
ENGR00161382-4 MX6Q MIPI CSI2: enable MIPI CSI2

1. enable MIPI CSI2 driver
2. change v4l2 cowork with mipi csi2
3. enable ov5640 mipi mode

Signed-off-by: Even Xu <b21019@freescale.com>
11 years agoENGR00161382-3 MX6Q MIPI CSI2: Add MIPI CSI2 driver
Even Xu [Fri, 4 Nov 2011 05:54:22 +0000 (13:54 +0800)]
ENGR00161382-3 MX6Q MIPI CSI2: Add MIPI CSI2 driver

Add MIPI CSI2 driver

Signed-off-by: Even Xu <b21019@freescale.com>
11 years agoENGR00161382-2 MX6Q MIPI CSI2: initialize platform data
Even Xu [Fri, 4 Nov 2011 05:51:08 +0000 (13:51 +0800)]
ENGR00161382-2 MX6Q MIPI CSI2: initialize platform data

Initialize MIPI CSI2 platform data

Signed-off-by: Even Xu <b21019@freescale.com>
11 years agoENGR00161382-1 MX6Q MIPI CSI2: Add platform data
Even Xu [Fri, 4 Nov 2011 05:46:01 +0000 (13:46 +0800)]
ENGR00161382-1 MX6Q MIPI CSI2: Add platform data

Add MIPI csi2 platform data

Signed-off-by: Even Xu <b21019@freescale.com>
11 years agoENGR00161383 [MX6Q] USB OTG: enable OTG driver
make shi [Fri, 4 Nov 2011 09:24:05 +0000 (17:24 +0800)]
ENGR00161383 [MX6Q] USB OTG: enable OTG driver

Enable OTG driver on mx6q board

Signed-off-by: make shi <b15407@freescale.com>
11 years agoENGR00161383 [MX6Q] USB OTG: enable OTG driver
make shi [Fri, 4 Nov 2011 09:18:07 +0000 (17:18 +0800)]
ENGR00161383 [MX6Q] USB OTG: enable OTG driver

Enable OTG driver on mx6q board

Signed-off-by: make shi <b15407@freescale.com>
11 years agoENGR00158360 imx MSL: fix __arch_adjust_zones function
Jason Chen [Fri, 4 Nov 2011 08:27:04 +0000 (16:27 +0800)]
ENGR00158360 imx MSL: fix __arch_adjust_zones function

fix __arch_adjust_zones if MXC_DMA_ZONE_SIZE if bigger than system memory

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00160878-2 mxc v4l2 output: new mxc v4l2 output driver based on videobuf
Jason Chen [Fri, 4 Nov 2011 08:42:40 +0000 (16:42 +0800)]
ENGR00160878-2 mxc v4l2 output: new mxc v4l2 output driver based on videobuf

This new v4l2 output driver is based on videobuf, using dma contig alloc method.
It creates video dev node for each display framebuffer begin from /dev/video16
by default.
If need post-processing, this driver will do it by ipu pp driver which support:
 - resizing
 - CSC
 - rotate
 - deinterlacing
If no need post-processing, the IPU IC will be bypassed as old driver, the
buf will be set to fb buffer directly by crack fb smem_start.
The user should do setting before streamon like below:
1. set output crop
2. set ctrl like rotate/vflip/hflip/deinterlacing motion
3. set fmt
4. reqbuf

The new features compare to old driver:
 - support multi-instance
 - support user point buffer
 - runtime suspend/resume
For suspend/resume, still has chance to meet issue on mx6q, will fix later.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00160878-1 mxc v4l2 output: new mxc v4l2 output driver based on videobuf
Jason Chen [Thu, 27 Oct 2011 02:31:51 +0000 (10:31 +0800)]
ENGR00160878-1 mxc v4l2 output: new mxc v4l2 output driver based on videobuf

This new v4l2 output driver is based on videobuf, using dma contig alloc method.
It creates video dev node for each display framebuffer begin from /dev/video16
by default.
If need post-processing, this driver will do it by ipu pp driver which support:
 - resizing
 - CSC
 - rotate
 - deinterlacing
If no need post-processing, the IPU IC will be bypassed as old driver, the
buf will be set to fb buffer directly by crack fb smem_start.
The user should do setting before streamon like below:
1. set output crop
2. set ctrl like rotate/vflip/hflip/deinterlacing motion
3. set fmt
4. reqbuf

The new features compare to old driver:
 - support multi-instance
 - support user point buffer
 - runtime suspend/resume
For suspend/resume, still has chance to meet issue on mx6q, will fix later.

This patch for head file.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00160877 ipuv3: pm method change
Jason Chen [Thu, 27 Oct 2011 02:25:33 +0000 (10:25 +0800)]
ENGR00160877 ipuv3: pm method change

1. use late suspend early resume
2. disable/enable clk when suspend/resume with clk on.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00160876 videobuf: add timestamp for user point buffer
Jason Chen [Thu, 27 Oct 2011 02:21:29 +0000 (10:21 +0800)]
ENGR00160876 videobuf: add timestamp for user point buffer

1. add timestamp for userpoint buffer
2. use pgprot_writecombine for mmap

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00160875-3 ipuv3 dev: low performance if enable rotation
Jason Chen [Fri, 4 Nov 2011 08:00:09 +0000 (16:00 +0800)]
ENGR00160875-3 ipuv3 dev: low performance if enable rotation

1. no dma alloc for rot buf every time which will cost time.
2. fix split mode condition.
3. export some functions.

This patch for driver file.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00160875-2 ipuv3 dev: low performance if enable rotation
Jason Chen [Thu, 27 Oct 2011 01:33:29 +0000 (09:33 +0800)]
ENGR00160875-2 ipuv3 dev: low performance if enable rotation

1. no dma alloc for rot buf every time which will cost time.
2. fix split mode condition.
3. export some functions.

This patch for MSL file.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00160875-1 ipuv3 dev: low performance if enable rotation
Jason Chen [Thu, 27 Oct 2011 01:32:41 +0000 (09:32 +0800)]
ENGR00160875-1 ipuv3 dev: low performance if enable rotation

1. no dma alloc for rot buf every time which will cost time.
2. fix split mode condition.
3. export some functions.

This patch for common head file.

Signed-off-by: Jason Chen <b02280@freescale.com>
11 years agoENGR00161314-3 mx6q usb-host: add hsic support
Peter Chen [Thu, 3 Nov 2011 06:14:09 +0000 (14:14 +0800)]
ENGR00161314-3 mx6q usb-host: add hsic support

Header file

Signed-off-by: Peter Chen <peter.chen@freescale.com>
11 years agoENGR00161314-2 mx6q usb-host: add hsic support
Peter Chen [Thu, 3 Nov 2011 06:13:12 +0000 (14:13 +0800)]
ENGR00161314-2 mx6q usb-host: add hsic support

Device part

Add HSIC run and HSIC phy's definition

Signed-off-by: Peter Chen <peter.chen@freescale.com>
11 years agoENGR00161314-1 mx6q usb-host: add hsic support
Peter Chen [Thu, 3 Nov 2011 05:57:25 +0000 (13:57 +0800)]
ENGR00161314-1 mx6q usb-host: add hsic support

MSL part

Add HSIC support for Host2 and Host3, for HSIC mode, there
is not usb phy needed, the usb device is always at the board

- Validation hardware: iMX6Q Validation Port Card and Re-worked
Rev X3 board, for hardware rework detail, contact Ken Sun (b03826)

- Validation device: HSIC interface SMSC HUB(USB4640) and Host 3.
Host 2 is coding finishes, but not verified due to hardware limitation.

- Pin Conflict with Ethernet, order to use HSIC, the user need
disable ethernet function at both u-boot and linux kernel.
For u-boot: please undefine CONFIG_MXC_FEC at your board config file
For kernel: please define CONFIG_USB_EHCI_ARC_HSIC, the entry is:
Device Drivers---> USB support---> Support HSIC Host controller
for Freescale SoC

- Suspend/resume and wakeup are not supported due to IC issues,
these IC issues will be fixed at TO1.1 for i.mx6, software will
add these support after receiving TO1.1 chip.

Signed-off-by: Peter Chen <peter.chen@freescale.com>
11 years agoENGR00161215-2 vpu: Add ioctls for querying and setting bitwork memory
Sammy He [Wed, 2 Nov 2011 14:26:18 +0000 (22:26 +0800)]
ENGR00161215-2 vpu: Add ioctls for querying and setting bitwork memory

Add VPU_IOC_QUERY_BITWORK_MEM and VPU_IOC_SET_BITWORK_MEM ioctls
implementation for registerring bitwork memory allocated from user
space to vpu driver.

Signed-off-by: Sammy He <r62914@freescale.com>
11 years agoENGR00161215-1 arch/arm: Add two new IOCTLs in mxc_vpu.h
Sammy He [Wed, 2 Nov 2011 14:25:16 +0000 (22:25 +0800)]
ENGR00161215-1 arch/arm: Add two new IOCTLs in mxc_vpu.h

Add IOCTL VPU_IOC_QUERY_BITWORK_MEM and VPU_IOC_SET_BITWORK_MEM
for vpu driver.
The two ioctls can be used when user allocates working buffer
from user space, for exmaple, allocating it from pmem interface
on android, then register it to vpu driver.

Signed-off-by: Sammy He <r62914@freescale.com>
11 years agoENGR00161285 [MX6Q ARM2] make spdif and i2c3 mutually exclusive
Alan Tull [Wed, 2 Nov 2011 15:46:57 +0000 (10:46 -0500)]
ENGR00161285 [MX6Q ARM2] make spdif and i2c3 mutually exclusive

Both S/PDIF in and I2C3 SDA use GPIO_16, so only one can be enabled
at a time.

Add early param "spdif_in" to enable S/PDIF in.  Default is to
enable I2C3 and leave S/PDIF in disabled.

Signed-off-by: Alan Tull <alan.tull@freescale.com>
11 years agoENGR00161256-2 mx6q arm2: add flexcan support
Dong Aisheng [Wed, 2 Nov 2011 11:23:31 +0000 (19:23 +0800)]
ENGR00161256-2 mx6q arm2: add flexcan support

Add flexcan support.

Signed-off-by: Dong Aisheng <b29396@freescale.com>
11 years agoENGR00161256-1 flexcan: convert driver to use platform ids
Dong Aisheng [Wed, 2 Nov 2011 11:12:52 +0000 (19:12 +0800)]
ENGR00161256-1 flexcan: convert driver to use platform ids

Using platform ids to handle differences between different SoCs.

The default rx fifo global mask register, newly introduced in mx6q,
is 0xffffffff and the reset value in Message buffers(can be reused as the
memory of rx fifo filter table) is none zero, it will wrongly cause the
can to be unable to recevie packets due to filter.
We need to clear it to make sure to receive all packets.

Signed-off-by: Dong Aisheng <b29396@freescale.com>
11 years agoENGR00161321 [MX6 ARM2]Disable Warm reset
Anson Huang [Thu, 3 Nov 2011 07:51:35 +0000 (15:51 +0800)]
ENGR00161321 [MX6 ARM2]Disable Warm reset

Current warm reset is not working with MMDC_CH1 bypass
bit set, now we disable warm reset to workaround it for
the coming release. Then, wdog reset will be cold reset.

Signed-off-by: Anson Huang <b20788@freescale.com>
11 years agoENGR00161312 - FEC: fix build warning
Fugang Duan [Thu, 3 Nov 2011 05:58:16 +0000 (13:58 +0800)]
ENGR00161312 - FEC: fix build warning

fix build warning:
> drivers/net/fec.c:435: warning: unused variable 'estatus'

Signed-off-by: Fugang Duan <B38611@freescale.com>
11 years agoENGR00161300 MXC V4L2 capture: fix build warning
Yuxi [Thu, 3 Nov 2011 02:25:54 +0000 (10:25 +0800)]
ENGR00161300 MXC V4L2 capture: fix build warning

fix build warning:
> drivers/media/video/mxc/capture/mxc_v4l2_capture.c:2457: warning:
> comparison between pointer and integer

Signed-off-by: Yuxi Sun <b36102@freescale.com>
11 years agoENGR00161234-2: Enable ocotp clock for mx6q
Terry Lv [Wed, 2 Nov 2011 09:26:06 +0000 (17:26 +0800)]
ENGR00161234-2: Enable ocotp clock for mx6q

Add clock enable code to arch.
OCOTP driver missed code to enable clock in driver.
Thus if ocotp clock is not enabled in clock.c, ocotp will not work.

We will remove ocotp clock enable code in board file and leave this
operation to driver.

Signed-off-by: Terry Lv <r65388@freescale.com>
11 years agoENGR00161234-1: Enable ocotp clock for mx6q
Terry Lv [Wed, 2 Nov 2011 09:14:39 +0000 (17:14 +0800)]
ENGR00161234-1: Enable ocotp clock for mx6q

Add clock enable code to driver.
OCOTP driver missed code to enable clock in driver.
Thus if ocotp clock is not enabled in clock.c, ocotp will not work.

Signed-off-by: Terry Lv <r65388@freescale.com>
11 years agoENGR00161301 Upgrade to 4.6.2
Richard Zhao [Thu, 3 Nov 2011 01:55:23 +0000 (09:55 +0800)]
ENGR00161301 Upgrade to 4.6.2

Signed-off-by: Richard Zhao <richard.zhao@freescale.com>
Acked-by: Lily Zhang
11 years agoENGR00161292 [mx6q] Fix incompatible pointer warnings
Nancy Chen [Wed, 2 Nov 2011 19:38:27 +0000 (14:38 -0500)]
ENGR00161292 [mx6q] Fix incompatible pointer warnings

Fix build warnings regarding initialization from incompatible pointer type.

Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
11 years agoENGR00161288 balance spdif clock enables and disables
Alan Tull [Wed, 2 Nov 2011 17:57:55 +0000 (12:57 -0500)]
ENGR00161288 balance spdif clock enables and disables

Add tx_active, rx_active flags to keep track of what channels
have enabled clocks.

In suspend/resume, only disable/re-enable the clocks that were
enabled.

Signed-off-by: Alan Tull <alan.tull@freescale.com>
11 years agoENGR00161014 ASoC: don't clobber platform DMA driver ops
Alan Tull [Sat, 29 Oct 2011 00:14:13 +0000 (19:14 -0500)]
ENGR00161014 ASoC: don't clobber platform DMA driver ops

Previously, only one static struct for ops existed for all
platform DMA drivers to share.  Half of the ops are shared
functions which don't have stubs in the ALSA core.  The
other half are initialized to point directly to ops in the
platform driver.  This creates problems where each time
soc_new_pcm is called, the new platform driver's ops would
overwrite a subset of the ops.

Signed-off-by: Alan Tull <alan.tull@freescale.com>
11 years agoENGR00161219 [MX6Q] add backlight driver on ARM2
Gary Zhang [Wed, 2 Nov 2011 08:22:03 +0000 (16:22 +0800)]
ENGR00161219 [MX6Q] add backlight driver on ARM2

add pwm-backlight driver on mx6q arm2 board

Signed-off-by: Gary Zhang <b13634@freescale.com>
11 years agoENGR00161207 - i.MX6/defconfig: add IEEE 1588 config
Fugang Duan [Wed, 2 Nov 2011 06:10:19 +0000 (14:10 +0800)]
ENGR00161207 - i.MX6/defconfig: add IEEE 1588 config

If use IEEE 1588, need to enable below the config:

CONFIG_FEC_1588=y
CONFIG_OUT_OF_BAND=y

These config applied to i.MX5 and i.MX6Q.

Signed-off-by: Fugang Duan <B38611@freescale.com>
11 years agoENGR00161207 - FEC: Add IEEE 1588 driver for imx6
Fugang Duan [Wed, 2 Nov 2011 04:26:49 +0000 (12:26 +0800)]
ENGR00161207 - FEC: Add IEEE 1588 driver for imx6

- Support time stamp sync with networking master timer.
- Support ipg 40MHz clock, and precision is about 20ns.
- Don't support ipg 66MHz clock.
- Test flow:
1. Enable CONFIG_FEC_1588 in imx6_defconfig file.
2. Select pll3 for ipg clk 40M in uboot plugin code.
I. set reg 0x20c8028 value to 0x10000;
II.set reg 0x20c8024 value to 0x3040;
III. set reg 0x20c4014[25] to 0x1
IV. set reg 0x20c4014[12:10] to 0x5
3. Rebuid uboot and setup the ethernet environment.
4. Run the 1588 stack ptp_main in master and slave.

Signed-off-by: Fugang Duan <B38611@freescale.com>
11 years agoENGR00161192 [MX6 Sabre-lite] Add dummy regulators for MMC and SD drivers
Nancy Chen [Tue, 1 Nov 2011 19:48:44 +0000 (14:48 -0500)]
ENGR00161192 [MX6 Sabre-lite] Add dummy regulators for MMC and SD drivers

Add dummy regulators for MMC and SD drivers.

Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
11 years agoENGR00161175 [mx6q] Add dummy regulators for CS42888 CODEC
Nancy Chen [Tue, 1 Nov 2011 15:53:13 +0000 (10:53 -0500)]
ENGR00161175 [mx6q] Add dummy regulators for CS42888 CODEC

Add dummy regulators for CS42888 CODEC.

Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
11 years agoENGR00159981-2 MIPI DSI: Add MIPI DSI driver and support TRULY WVGA LCD panel
Wayne Zou [Fri, 14 Oct 2011 06:55:08 +0000 (14:55 +0800)]
ENGR00159981-2 MIPI DSI: Add MIPI DSI driver and support TRULY WVGA LCD panel

MIPI DSI: Add MIPI DSI driver and support for TRULY WVGA LCD panel

Signed-off-by: Wayne Zou <b36644@freescale.com>
11 years agoENGR00159981-1 MX6: Add MIPI DSI driver and support TRULY WVGA LCD panel
Wayne Zou [Fri, 14 Oct 2011 06:55:08 +0000 (14:55 +0800)]
ENGR00159981-1 MX6: Add MIPI DSI driver and support TRULY WVGA LCD panel

MX6 MIPI DSI: Add MIPI DSI driver and support for TRULY WVGA LCD panel

Signed-off-by: Wayne Zou <b36644@freescale.com>
11 years agoENGR00156869 ESAI: Support 8-channel playbacking and 6-channel recording
Lionel Xu [Mon, 24 Oct 2011 04:34:26 +0000 (12:34 +0800)]
ENGR00156869 ESAI: Support 8-channel playbacking and 6-channel recording

To make cpu_dai esai support 8/6 channel playback/recording.

Signed-off-by: Lionel Xu <Lionel.Xu@freescale.com>
11 years agoENGR00161127 [mx6q] Add dummy regulators for MMC and SD drivers
Nancy Chen [Mon, 31 Oct 2011 22:46:23 +0000 (17:46 -0500)]
ENGR00161127 [mx6q] Add dummy regulators for MMC and SD drivers

Add dummy regulators for MMC and SD drivers.

Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
11 years agoENGR00160930-5 Add support for SSI audio on MX6 Sabre-lite
Mahesh Mahadevan [Thu, 27 Oct 2011 11:52:46 +0000 (06:52 -0500)]
ENGR00160930-5 Add support for SSI audio on MX6 Sabre-lite

Add support for the SSI audio through the SGTL codec
on MX6 Sabre-lite board

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00160930-4 Add support for MX6 Sabre-lite
Mahesh Mahadevan [Thu, 27 Oct 2011 11:52:46 +0000 (06:52 -0500)]
ENGR00160930-4 Add support for MX6 Sabre-lite

Updated the IOMUX Pad settings. Updated the UART
settings for Sabre-lite. Added Board define incase
we need to identify different board revisions

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00160930-3 Changes to the MX6 defconfig
Mahesh Mahadevan [Thu, 27 Oct 2011 11:52:46 +0000 (06:52 -0500)]
ENGR00160930-3 Changes to the MX6 defconfig

Update the defconfig to enable Sabre-lite.
One binary for MX6 ARM2 & Sabre-lite

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00160930-2 Add support for MX6 PWM
Mahesh Mahadevan [Thu, 27 Oct 2011 11:52:46 +0000 (06:52 -0500)]
ENGR00160930-2 Add support for MX6 PWM

Add support for the PWM module under MX6. Sabre-lite uses
this for controlling the LVDS backlight

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00160930-1 Add support for MX6 Sabre-lite
Mahesh Mahadevan [Thu, 27 Oct 2011 11:52:46 +0000 (06:52 -0500)]
ENGR00160930-1 Add support for MX6 Sabre-lite

Add support for the MX6 Sabre-lite board

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00161111 [mx6q] Fix that cannot get a reference to a dummy regulator
Nancy Chen [Mon, 31 Oct 2011 17:09:53 +0000 (12:09 -0500)]
ENGR00161111 [mx6q] Fix that cannot get a reference to a dummy regulator

Fix that some drivers cannot get a reference to a dummy regulator.

Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
11 years agoENGR00161119 Codec regulator registration update
Mahesh Mahadevan [Mon, 31 Oct 2011 13:36:05 +0000 (08:36 -0500)]
ENGR00161119 Codec regulator registration update

Move the codec regulator registration code to the board
specific file

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00157253-2 MX6Q spi: update spi driver for MX6Q
Robin Gong [Fri, 28 Oct 2011 10:31:40 +0000 (18:31 +0800)]
ENGR00157253-2 MX6Q spi: update spi driver for MX6Q

update spi driver for MX6Q
Signed-off-by: Robin Gong <B38343@freescale.com>
11 years agoENGR00157253-1 MX6Q spi: add ecspi for MX6Q
Robin Gong [Mon, 31 Oct 2011 01:55:25 +0000 (09:55 +0800)]
ENGR00157253-1 MX6Q spi: add ecspi for MX6Q

1.modify config
2.add board level support ecspi
3.add ecspi pad configure
Signed-off-by: Robin Gong <B38343@freescale.com>
11 years agoENGR00160701 Fix the Micrel PHY driver
Mahesh Mahadevan [Mon, 24 Oct 2011 14:46:13 +0000 (09:46 -0500)]
ENGR00160701 Fix the Micrel PHY driver

Received a fix from Micrel to fix their driver. Without this
patch the Micrel PHY does not get recognized during boot

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00161005-2 MX6Q Kernel Rename sabreauto to arm2 board
Anish Trivedi [Fri, 28 Oct 2011 18:16:09 +0000 (13:16 -0500)]
ENGR00161005-2 MX6Q Kernel Rename sabreauto to arm2 board

Rename "sabreauto" config in sound driver to "arm2".

Signed-off-by: Anish Trivedi <anish@freescale.com>
11 years agoENGR00161005-1 MX6Q Kernel Rename sabreauto to arm2 board
Anish Trivedi [Fri, 28 Oct 2011 18:07:00 +0000 (13:07 -0500)]
ENGR00161005-1 MX6Q Kernel Rename sabreauto to arm2 board

Machine layer patch.

Sabreauto is an inaccurate name for the Armadillo2 board that
this code is actually meant for. So, renamed "sabreauto" board file,
configs, and code to "arm2". Created a new machine id for
ARM2 board.

Signed-off-by: Anish Trivedi <anish@freescale.com>
11 years agoENGR00160797-2 Add Anatop regulator driver
Nancy Chen [Thu, 27 Oct 2011 21:52:37 +0000 (16:52 -0500)]
ENGR00160797-2 Add Anatop regulator driver

Add Anatop regulator driver.

Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
11 years agoENGR00160797-1 [i.MX6q] Add Anatop regulator support
Nancy Chen [Thu, 27 Oct 2011 21:49:24 +0000 (16:49 -0500)]
ENGR00160797-1 [i.MX6q] Add Anatop regulator support

1. Add Anatop regulator support.
2. Add some dummy regulators support for audio codec.

Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
11 years agoENGR00160860-2 hdmi audio driver
Alan Tull [Tue, 25 Oct 2011 20:41:55 +0000 (15:41 -0500)]
ENGR00160860-2 hdmi audio driver

Audio driver for i.Mx built-in HDMI Transmitter.

* Uses HDMI Transmitter's built-in DMA.
* Adds IEC958-style digital audio header info to the raw audio.
* Gets pixel clock from the IPU driver and calculates clock
  regenerator values (cts and N).
* Move ipu_id, and disp_id from the HDMI's platform data to the
  HDMI mfd's platform data. Saves them in the hdmi mfd.
* Add mfd functionality to update the clock regenerator values
  when the hdmi changes the pixel clock rate or when requested
  from the audio driver with a new audio sample rate.

Signed-off-by: Alan Tull <alan.tull@freescale.com>
11 years agoENGR00160860-1 hdmi audio driver
Alan Tull [Thu, 15 Sep 2011 20:51:33 +0000 (15:51 -0500)]
ENGR00160860-1 hdmi audio driver

Audio driver for i.Mx built-in HDMI Transmitter.

* Uses HDMI Transmitter's built-in DMA.
* Adds IEC958-style digital audio header info to the raw audio.
* Gets pixel clock from the IPU driver and calculates clock
  regenerator values (cts and N).
* Move ipu_id, and disp_id from the HDMI's platform data to the
  HDMI mfd's platform data. Saves them in the hdmi mfd.

Signed-off-by: Alan Tull <alan.tull@freescale.com>
11 years agoENGR00160935 [MX6]Build out thermal driver
Anson Huang [Fri, 28 Oct 2011 02:03:50 +0000 (10:03 +0800)]
ENGR00160935 [MX6]Build out thermal driver

Build out thermal driver by default, since it will
cause system boot fail on the uncalibrated parts.

Signed-off-by: Anson Huang <b20788@freescale.com>
11 years agoENGR00160940-2 [MX6Q]sdhci: add delay line configuration
Tony Lin [Fri, 28 Oct 2011 05:52:45 +0000 (13:52 +0800)]
ENGR00160940-2 [MX6Q]sdhci: add delay line configuration

driver will configure the delay line setting due to board data
after DDR mode is enabled.

Signed-off-by: Tony Lin <tony.lin@freescale.com>
11 years agoENGR00160940-1 [MX6Q]sdhci: add delay line setting in board data
Tony Lin [Fri, 28 Oct 2011 05:50:59 +0000 (13:50 +0800)]
ENGR00160940-1 [MX6Q]sdhci: add delay line setting in board data

driver could set delay line due to board data parameter.

Signed-off-by: Tony Lin <tony.lin@freescale.com>
11 years agoENGR00160936 GPMI : disable the DDR code
Huang Shijie [Fri, 28 Oct 2011 02:33:07 +0000 (10:33 +0800)]
ENGR00160936 GPMI : disable the DDR code

We do not support any ONFI or TOGGLE nand now.
So disable the DDR code.

If keep it enabled, the ECC chunk will be 1K for ONFI nand,
this is not compatible with the kobs-ng which uses 512bytes for ECC chunk size.

So disable it now. change it in future.

Signed-off-by: Huang Shijie <b32955@freescale.com>
11 years agoENGR00160798 [MX6]Workaround for NFS
Anson Huang [Wed, 26 Oct 2011 03:14:34 +0000 (11:14 +0800)]
ENGR00160798 [MX6]Workaround for NFS

Disable SCU standby mode will prevent SOC enter
WAIT mode, so, by default, we would not enable
WAIT mode to make NFS work, to enable WAIT mode,
you should not use NFS, and pass "enable_wait_mode"
from uboot.

Signed-off-by: Anson Huang <b20788@freescale.com>
11 years agoENGR00160492: MX6-Disable PLL1 when CPU clk is below 400MHz.
Ranjani Vaidyanathan [Wed, 19 Oct 2011 19:38:19 +0000 (14:38 -0500)]
ENGR00160492: MX6-Disable PLL1 when CPU clk is below 400MHz.

When CPU frequency is below 400MHz (due to CPUFREQ or dvfs-core), we can source
pll1_sw_clk from PLL2_PFD_400M and disable PLL1. This can save some power.

Fixed warnings in dvfs_core driver.

Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
11 years agoENGR00160863 Update clocking code to support all UARTs
Mahesh Mahadevan [Wed, 26 Oct 2011 15:36:39 +0000 (10:36 -0500)]
ENGR00160863 Update clocking code to support all UARTs

The MX6 Sabre-lite board uses UART2 for console. Add clock
code for this in the MX6 BSP

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00160874 Enable SSI audio support on the MX6
Mahesh Mahadevan [Wed, 26 Oct 2011 21:52:48 +0000 (16:52 -0500)]
ENGR00160874 Enable SSI audio support on the MX6

The MX6 Sabre-lite board uses the SGTL codec through
SSI to play audio. Add support for SSI audio on the MX6

Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
11 years agoENGR00160802-2 vpu: Check interrupt reason before disable clock
Sammy He [Wed, 26 Oct 2011 12:46:39 +0000 (20:46 +0800)]
ENGR00160802-2 vpu: Check interrupt reason before disable clock

There may be more interrupt than PIC_DONE reported, we cannot disable
clock if picture isn't done since vpu is still in busy in the status.
This patch will check interrupt reason before clock is disabled.

Signed-off-by: Sammy He <r62914@freescale.com>
11 years agoENGR00160802-1 arch/arm: Add BIT_INT_REASON reg definition in mxc_vpu.h
Sammy He [Wed, 26 Oct 2011 12:46:12 +0000 (20:46 +0800)]
ENGR00160802-1 arch/arm: Add BIT_INT_REASON reg definition in mxc_vpu.h

The BIT_INT_REASON register is needed in vpu driver code, so add it here.

Signed-off-by: Sammy He <r62914@freescale.com>
11 years agoENGR00160855 balance spinlock and irq enable in mxc hdmi video isr
Alan Tull [Wed, 26 Oct 2011 15:40:17 +0000 (10:40 -0500)]
ENGR00160855 balance spinlock and irq enable in mxc hdmi video isr

Need to add a spinlock unlock and irq enable at a return path.

Signed-off-by: Alan Tull <alan.tull@freescale.com>
11 years agoENGR00160862 unique id for each soc-audio device
Alan Tull [Wed, 26 Oct 2011 18:13:47 +0000 (13:13 -0500)]
ENGR00160862 unique id for each soc-audio device

On boards which have more than one soc-audio device, the initialization
of the first device will create a sysfs directory named
/sys/devices/platform/soc-audio and subsequent soc-audio devices will
fail to init because they try to create another sysfs directory of the
same name.

The solution is to have a unique number for each device such that
different boards having combinations will be OK.

Signed-off-by: Alan Tull <alan.tull@freescale.com>