2 * Copyright (C) 2013, NVIDIA Corporation. All rights reserved.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sub license,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the
12 * next paragraph) shall be included in all copies or substantial portions
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
24 #include <linux/backlight.h>
25 #include <linux/gpio/consumer.h>
26 #include <linux/module.h>
27 #include <linux/of_platform.h>
28 #include <linux/platform_device.h>
29 #include <linux/regulator/consumer.h>
32 #include <drm/drm_crtc.h>
33 #include <drm/drm_mipi_dsi.h>
34 #include <drm/drm_panel.h>
36 #include <video/display_timing.h>
37 #include <video/videomode.h>
40 const struct drm_display_mode *modes;
41 unsigned int num_modes;
42 const struct display_timing *timings;
43 unsigned int num_timings;
48 * @width: width (in millimeters) of the panel's active display area
49 * @height: height (in millimeters) of the panel's active display area
57 * @prepare: the time (in milliseconds) that it takes for the panel to
58 * become ready and start receiving video data
59 * @enable: the time (in milliseconds) that it takes for the panel to
60 * display the first valid frame after starting to receive
62 * @disable: the time (in milliseconds) that it takes for the panel to
63 * turn the display off (no content is visible)
64 * @unprepare: the time (in milliseconds) that it takes for the panel
65 * to power itself down completely
71 unsigned int unprepare;
79 struct drm_panel base;
83 const struct panel_desc *desc;
85 struct backlight_device *backlight;
86 struct regulator *supply;
87 struct i2c_adapter *ddc;
89 struct gpio_desc *enable_gpio;
96 PANEL_QUIRK_PIXDATA_NEGEDGE = BIT(0),
97 PANEL_QUIRK_PIXDATA_POSEDGE = BIT(1),
100 #define SP_DISPLAY_MODE(freq, ha, hfp, hs, hbp, va, vfp, vs, vbp, vr, flgs) { \
103 .hsync_start = (ha) + (hfp), \
104 .hsync_end = (ha) + (hfp) + (hs), \
105 .htotal = (ha) + (hfp) + (hs) + (hbp), \
107 .vsync_start = (va) + (vfp), \
108 .vsync_end = (va) + (vfp) + (vs), \
109 .vtotal = (va) + (vfp) + (vs) + (vbp), \
114 static inline struct panel_simple *to_panel_simple(struct drm_panel *panel)
116 return container_of(panel, struct panel_simple, base);
119 static inline void panel_simple_apply_quirks(struct panel_simple *panel,
120 struct drm_display_info *info)
122 if (panel->quirks & PANEL_QUIRK_PIXDATA_NEGEDGE)
123 info->bus_flags |= DRM_BUS_FLAG_PIXDATA_NEGEDGE;
124 if (panel->quirks & PANEL_QUIRK_PIXDATA_POSEDGE)
125 info->bus_flags |= DRM_BUS_FLAG_PIXDATA_POSEDGE;
128 static int panel_simple_get_fixed_modes(struct panel_simple *panel)
130 struct drm_connector *connector = panel->base.connector;
131 struct drm_device *drm = panel->base.drm;
132 struct drm_display_mode *mode;
133 unsigned int i, num = 0;
138 for (i = 0; i < panel->desc->num_timings; i++) {
139 const struct display_timing *dt = &panel->desc->timings[i];
142 videomode_from_timing(dt, &vm);
143 mode = drm_mode_create(drm);
145 dev_err(drm->dev, "failed to add mode %ux%u\n",
146 dt->hactive.typ, dt->vactive.typ);
150 drm_display_mode_from_videomode(&vm, mode);
152 mode->type |= DRM_MODE_TYPE_DRIVER;
154 if (panel->desc->num_timings == 1)
155 mode->type |= DRM_MODE_TYPE_PREFERRED;
157 drm_mode_probed_add(connector, mode);
161 for (i = 0; i < panel->desc->num_modes; i++) {
162 const struct drm_display_mode *m = &panel->desc->modes[i];
164 mode = drm_mode_duplicate(drm, m);
166 dev_err(drm->dev, "failed to add mode %ux%u@%u\n",
167 m->hdisplay, m->vdisplay, m->vrefresh);
171 mode->type |= DRM_MODE_TYPE_DRIVER;
173 if (panel->desc->num_modes == 1)
174 mode->type |= DRM_MODE_TYPE_PREFERRED;
176 drm_mode_set_name(mode);
178 drm_mode_probed_add(connector, mode);
182 connector->display_info.bpc = panel->desc->bpc;
183 connector->display_info.width_mm = panel->desc->size.width;
184 connector->display_info.height_mm = panel->desc->size.height;
186 if (panel->bus_fmt_override)
187 drm_display_info_set_bus_formats(&connector->display_info,
188 &panel->bus_fmt_override, 1);
189 else if (panel->desc->bus_format)
190 drm_display_info_set_bus_formats(&connector->display_info,
191 &panel->desc->bus_format, 1);
192 connector->display_info.bus_flags = panel->desc->bus_flags;
194 panel_simple_apply_quirks(panel, &connector->display_info);
199 static int panel_simple_disable(struct drm_panel *panel)
201 struct panel_simple *p = to_panel_simple(panel);
207 p->backlight->props.power = FB_BLANK_POWERDOWN;
208 p->backlight->props.state |= BL_CORE_FBBLANK;
209 backlight_update_status(p->backlight);
212 if (p->desc->delay.disable)
213 msleep(p->desc->delay.disable);
220 static int panel_simple_unprepare(struct drm_panel *panel)
222 struct panel_simple *p = to_panel_simple(panel);
228 gpiod_set_value_cansleep(p->enable_gpio, 0);
230 regulator_disable(p->supply);
232 if (p->desc->delay.unprepare)
233 msleep(p->desc->delay.unprepare);
240 static int panel_simple_prepare(struct drm_panel *panel)
242 struct panel_simple *p = to_panel_simple(panel);
248 err = regulator_enable(p->supply);
250 dev_err(panel->dev, "failed to enable supply: %d\n", err);
255 gpiod_set_value_cansleep(p->enable_gpio, 1);
257 if (p->desc->delay.prepare)
258 msleep(p->desc->delay.prepare);
265 static int panel_simple_enable(struct drm_panel *panel)
267 struct panel_simple *p = to_panel_simple(panel);
272 if (p->desc->delay.enable)
273 msleep(p->desc->delay.enable);
276 p->backlight->props.state &= ~BL_CORE_FBBLANK;
277 p->backlight->props.power = FB_BLANK_UNBLANK;
278 backlight_update_status(p->backlight);
286 static int panel_simple_get_modes(struct drm_panel *panel)
288 struct panel_simple *p = to_panel_simple(panel);
291 /* probe EDID if a DDC bus is available */
293 struct edid *edid = drm_get_edid(panel->connector, p->ddc);
294 drm_mode_connector_update_edid_property(panel->connector, edid);
296 num += drm_add_edid_modes(panel->connector, edid);
301 /* add hard-coded panel modes */
302 num += panel_simple_get_fixed_modes(p);
307 static int panel_simple_get_timings(struct drm_panel *panel,
308 unsigned int num_timings,
309 struct display_timing *timings)
311 struct panel_simple *p = to_panel_simple(panel);
314 if (p->desc->num_timings < num_timings)
315 num_timings = p->desc->num_timings;
318 for (i = 0; i < num_timings; i++)
319 timings[i] = p->desc->timings[i];
321 return p->desc->num_timings;
324 static inline int panel_simple_check_quirks(struct device *dev,
325 struct panel_simple *p)
330 if (of_property_read_string(dev->of_node, "bus-format-override",
332 if (strcmp(bus_fmt, "rgb24") == 0)
333 p->bus_fmt_override = MEDIA_BUS_FMT_RGB888_1X24;
334 else if (strcmp(bus_fmt, "rgb666") == 0)
335 p->bus_fmt_override = MEDIA_BUS_FMT_RGB666_1X18;
336 else if (strcmp(bus_fmt, "rgb565") == 0)
337 p->bus_fmt_override = MEDIA_BUS_FMT_RGB565_1X16;
338 else if (strcmp(bus_fmt, "spwg-18") == 0)
339 p->bus_fmt_override = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG;
340 else if (strcmp(bus_fmt, "spwg-24") == 0)
341 p->bus_fmt_override = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG;
342 else if (strcmp(bus_fmt, "jeida-24") == 0)
343 p->bus_fmt_override = MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA;
346 "Unsupported bus-format-override value: '%s'\n",
348 return p->bus_fmt_override ? 0 : -EINVAL;
351 if (of_property_read_u32(dev->of_node, "pixelclk-active",
355 "Invalid value for pixelclk-active: '%u' (should be <0> or <1>)\n",
359 p->quirks |= clkpol ? PANEL_QUIRK_PIXDATA_POSEDGE :
360 PANEL_QUIRK_PIXDATA_NEGEDGE;
365 static const struct drm_panel_funcs panel_simple_funcs = {
366 .disable = panel_simple_disable,
367 .unprepare = panel_simple_unprepare,
368 .prepare = panel_simple_prepare,
369 .enable = panel_simple_enable,
370 .get_modes = panel_simple_get_modes,
371 .get_timings = panel_simple_get_timings,
374 static int panel_simple_probe(struct device *dev, const struct panel_desc *desc)
376 struct device_node *backlight, *ddc;
377 struct panel_simple *panel;
380 panel = devm_kzalloc(dev, sizeof(*panel), GFP_KERNEL);
384 panel->enabled = false;
385 panel->prepared = false;
388 panel->supply = devm_regulator_get(dev, "power");
389 if (IS_ERR(panel->supply))
390 return PTR_ERR(panel->supply);
392 panel->enable_gpio = devm_gpiod_get_optional(dev, "enable",
394 if (IS_ERR(panel->enable_gpio)) {
395 err = PTR_ERR(panel->enable_gpio);
396 dev_err(dev, "failed to request GPIO: %d\n", err);
400 backlight = of_parse_phandle(dev->of_node, "backlight", 0);
402 panel->backlight = of_find_backlight_by_node(backlight);
403 of_node_put(backlight);
405 if (!panel->backlight)
406 return -EPROBE_DEFER;
409 ddc = of_parse_phandle(dev->of_node, "ddc-i2c-bus", 0);
411 panel->ddc = of_find_i2c_adapter_by_node(ddc);
420 err = panel_simple_check_quirks(dev, panel);
424 drm_panel_init(&panel->base);
425 panel->base.dev = dev;
426 panel->base.funcs = &panel_simple_funcs;
428 err = drm_panel_add(&panel->base);
432 dev_set_drvdata(dev, panel);
438 put_device(&panel->ddc->dev);
440 if (panel->backlight)
441 put_device(&panel->backlight->dev);
446 static int panel_simple_remove(struct device *dev)
448 struct panel_simple *panel = dev_get_drvdata(dev);
450 drm_panel_detach(&panel->base);
451 drm_panel_remove(&panel->base);
453 panel_simple_disable(&panel->base);
456 put_device(&panel->ddc->dev);
458 if (panel->backlight)
459 put_device(&panel->backlight->dev);
464 static void panel_simple_shutdown(struct device *dev)
466 struct panel_simple *panel = dev_get_drvdata(dev);
468 panel_simple_disable(&panel->base);
471 static const struct drm_display_mode ampire_am_480272h3tmqw_t01h_mode =
472 SP_DISPLAY_MODE(9000, 480, 2, 41, 2, 272, 2, 10, 2, 60,
473 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC);
475 static const struct panel_desc ampire_am_480272h3tmqw_t01h = {
476 .modes = &ire_am_480272h3tmqw_t01h_mode,
483 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
486 static const struct drm_display_mode ampire_am800480r3tmqwa1h_mode =
487 SP_DISPLAY_MODE(33333, 800, 0, 255, 0, 480, 2, 45, 0, 60,
488 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC);
490 static const struct panel_desc ampire_am800480r3tmqwa1h = {
491 .modes = &ire_am800480r3tmqwa1h_mode,
498 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
501 static const struct drm_display_mode auo_b101aw03_mode =
502 SP_DISPLAY_MODE(51450, 1024, 156, 8, 156, 600, 16, 6, 16, 60, 0);
504 static const struct panel_desc auo_b101aw03 = {
505 .modes = &auo_b101aw03_mode,
514 static const struct drm_display_mode auo_b101ean01_mode =
515 SP_DISPLAY_MODE(72500, 1280, 119, 32, 21, 800, 4, 20, 8, 60, 0);
517 static const struct panel_desc auo_b101ean01 = {
518 .modes = &auo_b101ean01_mode,
527 static const struct drm_display_mode auo_b101xtn01_mode =
528 SP_DISPLAY_MODE(72000, 1366, 20, 70, 0, 768, 14, 42, 0, 60,
529 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
531 static const struct panel_desc auo_b101xtn01 = {
532 .modes = &auo_b101xtn01_mode,
541 static const struct drm_display_mode auo_b116xw03_mode =
542 SP_DISPLAY_MODE(70589, 1366, 40, 40, 32, 768, 10, 12, 6, 60, 0);
544 static const struct panel_desc auo_b116xw03 = {
545 .modes = &auo_b116xw03_mode,
554 static const struct drm_display_mode auo_b133xtn01_mode =
555 SP_DISPLAY_MODE(69500, 1366, 48, 32, 20, 768, 3, 6, 13, 60, 0);
557 static const struct panel_desc auo_b133xtn01 = {
558 .modes = &auo_b133xtn01_mode,
567 static const struct drm_display_mode auo_b133htn01_mode =
568 SP_DISPLAY_MODE(150660, 1920, 172, 80, 60, 1080, 25, 10, 10, 60, 0);
570 static const struct panel_desc auo_b133htn01 = {
571 .modes = &auo_b133htn01_mode,
585 static const struct display_timing auo_g133han01_timings = {
586 .pixelclock = { 134000000, 141200000, 149000000 },
587 .hactive = { 1920, 1920, 1920 },
588 .hfront_porch = { 39, 58, 77 },
589 .hback_porch = { 59, 88, 117 },
590 .hsync_len = { 28, 42, 56 },
591 .vactive = { 1080, 1080, 1080 },
592 .vfront_porch = { 3, 8, 11 },
593 .vback_porch = { 5, 14, 19 },
594 .vsync_len = { 4, 14, 19 },
597 static const struct panel_desc auo_g133han01 = {
598 .timings = &auo_g133han01_timings,
611 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA,
614 static const struct display_timing auo_g185han01_timings = {
615 .pixelclock = { 120000000, 144000000, 175000000 },
616 .hactive = { 1920, 1920, 1920 },
617 .hfront_porch = { 18, 60, 74 },
618 .hback_porch = { 12, 44, 54 },
619 .hsync_len = { 10, 24, 32 },
620 .vactive = { 1080, 1080, 1080 },
621 .vfront_porch = { 6, 10, 40 },
622 .vback_porch = { 2, 5, 20 },
623 .vsync_len = { 2, 5, 20 },
626 static const struct panel_desc auo_g185han01 = {
627 .timings = &auo_g185han01_timings,
640 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
643 static const struct display_timing auo_p320hvn03_timings = {
644 .pixelclock = { 106000000, 148500000, 164000000 },
645 .hactive = { 1920, 1920, 1920 },
646 .hfront_porch = { 25, 50, 130 },
647 .hback_porch = { 25, 50, 130 },
648 .hsync_len = { 20, 40, 105 },
649 .vactive = { 1080, 1080, 1080 },
650 .vfront_porch = { 8, 17, 150 },
651 .vback_porch = { 8, 17, 150 },
652 .vsync_len = { 4, 11, 100 },
655 static const struct panel_desc auo_p320hvn03 = {
656 .timings = &auo_p320hvn03_timings,
668 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA,
671 static const struct drm_display_mode auo_t215hvn01_mode =
672 SP_DISPLAY_MODE(148800, 1920, 88, 44, 148, 1080, 4, 5, 36, 60, 0);
674 static const struct panel_desc auo_t215hvn01 = {
675 .modes = &auo_t215hvn01_mode,
688 static const struct drm_display_mode avic_tm070ddh03_mode =
689 SP_DISPLAY_MODE(51200, 1024, 160, 4, 156, 600, 17, 1, 17, 60, 0);
691 static const struct panel_desc avic_tm070ddh03 = {
692 .modes = &avic_tm070ddh03_mode,
706 static const struct drm_display_mode boe_nv101wxmn51_modes[] = {
707 SP_DISPLAY_MODE(71900, 1280, 48, 32, 80, 800, 3, 5, 24, 60, 0),
708 SP_DISPLAY_MODE(57500, 1280, 48, 32, 80, 800, 3, 5, 24, 48, 0),
711 static const struct panel_desc boe_nv101wxmn51 = {
712 .modes = boe_nv101wxmn51_modes,
713 .num_modes = ARRAY_SIZE(boe_nv101wxmn51_modes),
726 static const struct drm_display_mode chunghwa_claa070wp03xg_mode =
727 SP_DISPLAY_MODE(66770, 800, 49, 33, 17, 1280, 1, 7, 15, 60,
728 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
730 static const struct panel_desc chunghwa_claa070wp03xg = {
731 .modes = &chunghwa_claa070wp03xg_mode,
740 static const struct drm_display_mode chunghwa_claa101wa01a_mode =
741 SP_DISPLAY_MODE(72070, 1366, 58, 58, 58, 768, 4, 4, 4, 60, 0);
743 static const struct panel_desc chunghwa_claa101wa01a = {
744 .modes = &chunghwa_claa101wa01a_mode,
753 static const struct drm_display_mode chunghwa_claa101wb01_mode =
754 SP_DISPLAY_MODE(69300, 1366, 48, 32, 20, 768, 16, 8, 16, 60, 0);
756 static const struct panel_desc chunghwa_claa101wb01 = {
757 .modes = &chunghwa_claa101wb01_mode,
766 static const struct drm_display_mode edt_et0350g0dh6_mode =
767 SP_DISPLAY_MODE(6500, 320, 20, 0, 68, 240, 4, 0, 18, 60,
768 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
770 static const struct panel_desc edt_et0350g0dh6 = {
771 .modes = &edt_et0350g0dh6_mode,
778 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
779 .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_NEGEDGE,
782 static const struct drm_display_mode edt_et0430g0dh6_mode =
783 SP_DISPLAY_MODE(9000, 480, 2, 41, 2, 272, 2, 10, 2, 60,
784 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
786 static const struct panel_desc edt_et0430g0dh6 = {
787 .modes = &edt_et0430g0dh6_mode,
794 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
795 .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_POSEDGE,
798 static const struct drm_display_mode edt_et057090dhu_mode =
799 SP_DISPLAY_MODE(25175, 640, 16, 30, 114, 480, 10, 3, 32, 60,
800 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
802 static const struct panel_desc edt_et057090dhu = {
803 .modes = &edt_et057090dhu_mode,
810 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
811 .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_NEGEDGE,
814 static const struct drm_display_mode edt_etm0700g0dh6_mode =
815 SP_DISPLAY_MODE(33260, 800, 40, 128, 88, 480, 10, 2, 33, 60,
816 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC);
818 static const struct panel_desc edt_etm0700g0dh6 = {
819 .modes = &edt_etm0700g0dh6_mode,
826 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
827 .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_NEGEDGE,
830 static const struct panel_desc edt_etm0700g0edh6 = {
831 .modes = &edt_etm0700g0dh6_mode,
838 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
839 .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_POSEDGE,
842 static const struct drm_display_mode edt_et1010g0dsa_mode =
843 SP_DISPLAY_MODE(71100, 1280, 25, 80, 55, 800, 5, 2, 16, 60,
844 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC);
846 static const struct panel_desc edt_et1010g0dsa = {
847 .modes = &edt_et1010g0dsa_mode,
854 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
855 .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_NEGEDGE,
858 static const struct drm_display_mode foxlink_fl500wvr00_a0t_mode =
859 SP_DISPLAY_MODE(32260, 800, 168, 64, 88, 480, 37, 2, 8, 60, 0);
861 static const struct panel_desc foxlink_fl500wvr00_a0t = {
862 .modes = &foxlink_fl500wvr00_a0t_mode,
869 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
872 static const struct drm_display_mode giantplus_gpg482739qs5_mode =
873 SP_DISPLAY_MODE(9000, 480, 5, 1, 40, 272, 8, 1, 8, 60, 0);
875 static const struct panel_desc giantplus_gpg482739qs5 = {
876 .modes = &giantplus_gpg482739qs5_mode,
883 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
886 static const struct display_timing hannstar_hsd070pww1_timing = {
887 .pixelclock = { 64300000, 71100000, 82000000 },
888 .hactive = { 1280, 1280, 1280 },
889 .hfront_porch = { 1, 1, 10 },
890 .hback_porch = { 1, 1, 10 },
892 * According to the data sheet, the minimum horizontal blanking interval
893 * is 54 clocks (1 + 52 + 1), but tests with a Nitrogen6X have shown the
894 * minimum working horizontal blanking interval to be 60 clocks.
896 .hsync_len = { 58, 158, 661 },
897 .vactive = { 800, 800, 800 },
898 .vfront_porch = { 1, 1, 10 },
899 .vback_porch = { 1, 1, 10 },
900 .vsync_len = { 1, 21, 203 },
901 .flags = DISPLAY_FLAGS_DE_HIGH,
904 static const struct panel_desc hannstar_hsd070pww1 = {
905 .timings = &hannstar_hsd070pww1_timing,
912 .bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,
915 static const struct display_timing hannstar_hsd100pxn1_timing = {
916 .pixelclock = { 55000000, 65000000, 75000000 },
917 .hactive = { 1024, 1024, 1024 },
918 .hfront_porch = { 40, 40, 40 },
919 .hback_porch = { 220, 220, 220 },
920 .hsync_len = { 20, 60, 100 },
921 .vactive = { 768, 768, 768 },
922 .vfront_porch = { 7, 7, 7 },
923 .vback_porch = { 21, 21, 21 },
924 .vsync_len = { 10, 10, 10 },
925 .flags = DISPLAY_FLAGS_DE_HIGH,
928 static const struct panel_desc hannstar_hsd100pxn1 = {
929 .timings = &hannstar_hsd100pxn1_timing,
936 .bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,
939 static const struct drm_display_mode hitachi_tx23d38vm0caa_mode =
940 SP_DISPLAY_MODE(33333, 800, 85, 86, 85, 480, 16, 13, 16, 60, 0);
942 static const struct panel_desc hitachi_tx23d38vm0caa = {
943 .modes = &hitachi_tx23d38vm0caa_mode,
952 static const struct drm_display_mode innolux_at043tn24_mode =
953 SP_DISPLAY_MODE(9000, 480, 2, 41, 2, 272, 2, 11, 2, 60,
954 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC);
956 static const struct panel_desc innolux_at043tn24 = {
957 .modes = &innolux_at043tn24_mode,
964 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
967 static const struct drm_display_mode innolux_at070tn92_mode =
968 SP_DISPLAY_MODE(33333, 800, 210, 20, 46, 480, 22, 10, 23, 60, 0);
970 static const struct panel_desc innolux_at070tn92 = {
971 .modes = &innolux_at070tn92_mode,
977 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
980 static const struct display_timing innolux_g101ice_l01_timing = {
981 .pixelclock = { 60400000, 71100000, 74700000 },
982 .hactive = { 1280, 1280, 1280 },
983 .hfront_porch = { 41, 80, 100 },
984 .hback_porch = { 40, 79, 99 },
985 .hsync_len = { 1, 1, 1 },
986 .vactive = { 800, 800, 800 },
987 .vfront_porch = { 5, 11, 14 },
988 .vback_porch = { 4, 11, 14 },
989 .vsync_len = { 1, 1, 1 },
990 .flags = DISPLAY_FLAGS_DE_HIGH,
993 static const struct panel_desc innolux_g101ice_l01 = {
994 .timings = &innolux_g101ice_l01_timing,
1005 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
1008 static const struct display_timing innolux_g121i1_l01_timing = {
1009 .pixelclock = { 67450000, 71000000, 74550000 },
1010 .hactive = { 1280, 1280, 1280 },
1011 .hfront_porch = { 40, 80, 160 },
1012 .hback_porch = { 39, 79, 159 },
1013 .hsync_len = { 1, 1, 1 },
1014 .vactive = { 800, 800, 800 },
1015 .vfront_porch = { 5, 11, 100 },
1016 .vback_porch = { 4, 11, 99 },
1017 .vsync_len = { 1, 1, 1 },
1020 static const struct panel_desc innolux_g121i1_l01 = {
1021 .timings = &innolux_g121i1_l01_timing,
1032 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
1035 static const struct drm_display_mode innolux_g121x1_l03_mode =
1036 SP_DISPLAY_MODE(65000, 1024, 0, 1, 320, 768, 38, 1, 0, 60,
1037 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC);
1039 static const struct panel_desc innolux_g121x1_l03 = {
1040 .modes = &innolux_g121x1_l03_mode,
1054 static const struct drm_display_mode innolux_n116bge_mode =
1055 SP_DISPLAY_MODE(76420, 1366, 136, 30, 60, 768, 8, 12, 12, 60,
1056 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC);
1058 static const struct panel_desc innolux_n116bge = {
1059 .modes = &innolux_n116bge_mode,
1068 static const struct drm_display_mode innolux_n156bge_l21_mode =
1069 SP_DISPLAY_MODE(69300, 1366, 16, 34, 50, 768, 2, 6, 12, 60, 0);
1071 static const struct panel_desc innolux_n156bge_l21 = {
1072 .modes = &innolux_n156bge_l21_mode,
1081 static const struct drm_display_mode innolux_zj070na_01p_mode =
1082 SP_DISPLAY_MODE(51501, 1024, 128, 64, 128, 600, 16, 4, 16, 60, 0);
1084 static const struct panel_desc innolux_zj070na_01p = {
1085 .modes = &innolux_zj070na_01p_mode,
1094 static const struct display_timing kyo_tcg121xglp_timing = {
1095 .pixelclock = { 52000000, 65000000, 71000000 },
1096 .hactive = { 1024, 1024, 1024 },
1097 .hfront_porch = { 2, 2, 2 },
1098 .hback_porch = { 2, 2, 2 },
1099 .hsync_len = { 86, 124, 244 },
1100 .vactive = { 768, 768, 768 },
1101 .vfront_porch = { 2, 2, 2 },
1102 .vback_porch = { 2, 2, 2 },
1103 .vsync_len = { 6, 34, 73 },
1104 .flags = DISPLAY_FLAGS_DE_HIGH,
1107 static const struct panel_desc kyo_tcg121xglp = {
1108 .timings = &kyo_tcg121xglp_timing,
1115 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
1118 static const struct drm_display_mode lg_lb070wv8_mode =
1119 SP_DISPLAY_MODE(33246, 800, 88, 80, 88, 480, 10, 25, 10, 60, 0);
1121 static const struct panel_desc lg_lb070wv8 = {
1122 .modes = &lg_lb070wv8_mode,
1129 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
1132 static const struct drm_display_mode lg_lp079qx1_sp0v_mode =
1133 SP_DISPLAY_MODE(200000, 1536, 12, 16, 48, 2048, 8, 4, 8, 60,
1134 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
1136 static const struct panel_desc lg_lp079qx1_sp0v = {
1137 .modes = &lg_lp079qx1_sp0v_mode,
1145 static const struct drm_display_mode lg_lp097qx1_spa1_mode =
1146 SP_DISPLAY_MODE(205210, 2048, 150, 5, 5, 1536, 3, 1, 9, 60, 0);
1148 static const struct panel_desc lg_lp097qx1_spa1 = {
1149 .modes = &lg_lp097qx1_spa1_mode,
1157 static const struct drm_display_mode lg_lp120up1_mode =
1158 SP_DISPLAY_MODE(162300, 1920, 40, 40, 80, 1280, 4, 4, 12, 60, 0);
1160 static const struct panel_desc lg_lp120up1 = {
1161 .modes = &lg_lp120up1_mode,
1170 static const struct drm_display_mode lg_lp129qe_mode =
1171 SP_DISPLAY_MODE(285250, 2560, 48, 32, 80, 1700, 3, 10, 36, 60, 0);
1173 static const struct panel_desc lg_lp129qe = {
1174 .modes = &lg_lp129qe_mode,
1183 static const struct display_timing nec_nl12880bc20_05_timing = {
1184 .pixelclock = { 67000000, 71000000, 75000000 },
1185 .hactive = { 1280, 1280, 1280 },
1186 .hfront_porch = { 2, 30, 30 },
1187 .hback_porch = { 6, 100, 100 },
1188 .hsync_len = { 2, 30, 30 },
1189 .vactive = { 800, 800, 800 },
1190 .vfront_porch = { 5, 5, 5 },
1191 .vback_porch = { 11, 11, 11 },
1192 .vsync_len = { 7, 7, 7 },
1195 static const struct panel_desc nec_nl12880bc20_05 = {
1196 .timings = &nec_nl12880bc20_05_timing,
1207 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
1210 static const struct drm_display_mode nec_nl4827hc19_05b_mode =
1211 SP_DISPLAY_MODE(10870, 480, 2, 41, 2, 272, 2, 4, 2, 74,
1212 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
1214 static const struct panel_desc nec_nl4827hc19_05b = {
1215 .modes = &nec_nl4827hc19_05b_mode,
1222 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
1223 .bus_flags = DRM_BUS_FLAG_PIXDATA_POSEDGE,
1226 static const struct drm_display_mode netron_dy_e231732_mode =
1227 SP_DISPLAY_MODE(66000, 1024, 160, 70, 90, 600, 127, 20, 3, 60, 0);
1229 static const struct panel_desc netron_dy_e231732 = {
1230 .modes = &netron_dy_e231732_mode,
1236 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
1239 static const struct display_timing nlt_nl192108ac18_02d_timing = {
1240 .pixelclock = { 130000000, 148350000, 163000000 },
1241 .hactive = { 1920, 1920, 1920 },
1242 .hfront_porch = { 80, 100, 100 },
1243 .hback_porch = { 100, 120, 120 },
1244 .hsync_len = { 50, 60, 60 },
1245 .vactive = { 1080, 1080, 1080 },
1246 .vfront_porch = { 12, 30, 30 },
1247 .vback_porch = { 4, 10, 10 },
1248 .vsync_len = { 4, 5, 5 },
1251 static const struct panel_desc nlt_nl192108ac18_02d = {
1252 .timings = &nlt_nl192108ac18_02d_timing,
1262 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
1265 static const struct drm_display_mode nlt_nl12880bc20_mode =
1266 SP_DISPLAY_MODE(71000, 1280, 50, 60, 50, 800, 5, 13, 5, 0, 0);
1268 static const struct panel_desc nlt_nl12880bc20_jeida = {
1269 .modes = &nlt_nl12880bc20_mode,
1276 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA,
1279 static const struct panel_desc nlt_nl12880bc20_spwg_18 = {
1280 .modes = &nlt_nl12880bc20_mode,
1287 .bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,
1290 static const struct panel_desc nlt_nl12880bc20_spwg_24 = {
1291 .modes = &nlt_nl12880bc20_mode,
1298 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
1301 static const struct drm_display_mode nvd_9128_mode =
1302 SP_DISPLAY_MODE(29500, 800, 130, 98, 0, 480, 10, 50, 0, 0, 0);
1304 static const struct panel_desc nvd_9128 = {
1305 .modes = &nvd_9128_mode,
1312 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
1315 static const struct display_timing okaya_rs800480t_7x0gp_timing = {
1316 .pixelclock = { 30000000, 30000000, 40000000 },
1317 .hactive = { 800, 800, 800 },
1318 .hfront_porch = { 40, 40, 40 },
1319 .hback_porch = { 40, 40, 40 },
1320 .hsync_len = { 1, 48, 48 },
1321 .vactive = { 480, 480, 480 },
1322 .vfront_porch = { 13, 13, 13 },
1323 .vback_porch = { 29, 29, 29 },
1324 .vsync_len = { 3, 3, 3 },
1325 .flags = DISPLAY_FLAGS_DE_HIGH,
1328 static const struct panel_desc okaya_rs800480t_7x0gp = {
1329 .timings = &okaya_rs800480t_7x0gp_timing,
1342 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
1345 static const struct drm_display_mode olimex_lcd_olinuxino_43ts_mode =
1346 SP_DISPLAY_MODE(9000, 480, 5, 30, 10, 272, 8, 5, 3, 60, 0);
1348 static const struct panel_desc olimex_lcd_olinuxino_43ts = {
1349 .modes = &olimex_lcd_olinuxino_43ts_mode,
1355 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
1359 * 800x480 CVT. The panel appears to be quite accepting, at least as far as
1360 * pixel clocks, but this is the timing that was being used in the Adafruit
1361 * installation instructions.
1363 static const struct drm_display_mode ontat_yx700wv03_mode =
1364 SP_DISPLAY_MODE(29500, 800, 24, 72, 96, 480, 3, 10, 7, 60,
1365 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
1369 * https://www.adafruit.com/images/product-files/2406/c3163.pdf
1371 static const struct panel_desc ontat_yx700wv03 = {
1372 .modes = &ontat_yx700wv03_mode,
1379 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
1382 static const struct drm_display_mode ortustech_com43h4m85ulc_mode =
1383 SP_DISPLAY_MODE(25000, 480, 10, 10, 15, 800, 3, 3, 3, 60, 0);
1385 static const struct panel_desc ortustech_com43h4m85ulc = {
1386 .modes = &ortustech_com43h4m85ulc_mode,
1393 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
1394 .bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_POSEDGE,
1397 static const struct drm_display_mode qd43003c0_40_mode =
1398 SP_DISPLAY_MODE(9000, 480, 8, 4, 39, 272, 4, 10, 2, 60, 0);
1400 static const struct panel_desc qd43003c0_40 = {
1401 .modes = &qd43003c0_40_mode,
1408 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
1411 static const struct drm_display_mode samsung_lsn122dl01_c01_mode =
1412 SP_DISPLAY_MODE(271560, 2560, 48, 32, 80, 1600, 2, 5, 57, 60, 0);
1414 static const struct panel_desc samsung_lsn122dl01_c01 = {
1415 .modes = &samsung_lsn122dl01_c01_mode,
1423 static const struct drm_display_mode samsung_ltn101nt05_mode =
1424 SP_DISPLAY_MODE(54030, 1024, 24, 136, 160, 600, 3, 6, 61, 60, 0);
1426 static const struct panel_desc samsung_ltn101nt05 = {
1427 .modes = &samsung_ltn101nt05_mode,
1436 static const struct drm_display_mode samsung_ltn140at29_301_mode =
1437 SP_DISPLAY_MODE(76300, 1366, 64, 48, 128, 768, 2, 5, 17, 60, 0);
1439 static const struct panel_desc samsung_ltn140at29_301 = {
1440 .modes = &samsung_ltn140at29_301_mode,
1449 static const struct display_timing sharp_lq101k1ly04_timing = {
1450 .pixelclock = { 60000000, 65000000, 80000000 },
1451 .hactive = { 1280, 1280, 1280 },
1452 .hfront_porch = { 20, 20, 20 },
1453 .hback_porch = { 20, 20, 20 },
1454 .hsync_len = { 10, 10, 10 },
1455 .vactive = { 800, 800, 800 },
1456 .vfront_porch = { 4, 4, 4 },
1457 .vback_porch = { 4, 4, 4 },
1458 .vsync_len = { 4, 4, 4 },
1459 .flags = DISPLAY_FLAGS_PIXDATA_POSEDGE,
1462 static const struct panel_desc sharp_lq101k1ly04 = {
1463 .timings = &sharp_lq101k1ly04_timing,
1470 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA,
1473 static const struct drm_display_mode sharp_lq123p1jx31_mode =
1474 SP_DISPLAY_MODE(252750, 2400, 48, 32, 80, 1600, 3, 10, 33, 60,
1475 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
1477 static const struct panel_desc sharp_lq123p1jx31 = {
1478 .modes = &sharp_lq123p1jx31_mode,
1492 static const struct drm_display_mode sharp_lq150x1lg11_mode =
1493 SP_DISPLAY_MODE(71100, 1024, 168, 64, 88, 768, 37, 2, 8, 60, 0);
1495 static const struct panel_desc sharp_lq150x1lg11 = {
1496 .modes = &sharp_lq150x1lg11_mode,
1503 .bus_format = MEDIA_BUS_FMT_RGB565_1X16,
1506 static const struct drm_display_mode shelly_sca07010_bfn_lnn_mode =
1507 SP_DISPLAY_MODE(33300, 800, 1, 64, 64, 480, 1, 23, 22, 60, 0);
1509 static const struct panel_desc shelly_sca07010_bfn_lnn = {
1510 .modes = &shelly_sca07010_bfn_lnn_mode,
1516 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
1519 static const struct drm_display_mode starry_kr122ea0sra_mode =
1520 SP_DISPLAY_MODE(147000, 1920, 16, 16, 32, 1200, 15, 2, 18, 60,
1521 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
1523 static const struct panel_desc starry_kr122ea0sra = {
1524 .modes = &starry_kr122ea0sra_mode,
1531 .prepare = 10 + 200,
1533 .unprepare = 10 + 500,
1537 static const struct display_timing tianma_tm070jdhg30_timing = {
1538 .pixelclock = { 62600000, 68200000, 78100000 },
1539 .hactive = { 1280, 1280, 1280 },
1540 .hfront_porch = { 15, 64, 159 },
1541 .hback_porch = { 5, 5, 5 },
1542 .hsync_len = { 1, 1, 256 },
1543 .vactive = { 800, 800, 800 },
1544 .vfront_porch = { 3, 40, 99 },
1545 .vback_porch = { 2, 2, 2 },
1546 .vsync_len = { 1, 1, 128 },
1547 .flags = DISPLAY_FLAGS_DE_HIGH,
1550 static const struct panel_desc tianma_tm070jdhg30 = {
1551 .timings = &tianma_tm070jdhg30_timing,
1558 .bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
1561 static const struct drm_display_mode tpk_f07a_0102_mode =
1562 SP_DISPLAY_MODE(33260, 800, 40, 128, 88, 480, 10, 2, 33, 60, 0);
1564 static const struct panel_desc tpk_f07a_0102 = {
1565 .modes = &tpk_f07a_0102_mode,
1571 .bus_flags = DRM_BUS_FLAG_PIXDATA_POSEDGE,
1574 static const struct drm_display_mode tpk_f10a_0102_mode =
1575 SP_DISPLAY_MODE(45000, 1024, 176, 5, 88, 600, 20, 5, 25, 60, 0);
1577 static const struct panel_desc tpk_f10a_0102 = {
1578 .modes = &tpk_f10a_0102_mode,
1586 static const struct display_timing urt_umsh_8596md_timing = {
1587 .pixelclock = { 33260000, 33260000, 33260000 },
1588 .hactive = { 800, 800, 800 },
1589 .hfront_porch = { 41, 41, 41 },
1590 .hback_porch = { 216 - 128, 216 - 128, 216 - 128 },
1591 .hsync_len = { 71, 128, 128 },
1592 .vactive = { 480, 480, 480 },
1593 .vfront_porch = { 10, 10, 10 },
1594 .vback_porch = { 35 - 2, 35 - 2, 35 - 2 },
1595 .vsync_len = { 2, 2, 2 },
1596 .flags = DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_PIXDATA_NEGEDGE |
1597 DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW,
1600 static const struct panel_desc urt_umsh_8596md_lvds = {
1601 .timings = &urt_umsh_8596md_timing,
1608 .bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,
1611 static const struct panel_desc urt_umsh_8596md_parallel = {
1612 .timings = &urt_umsh_8596md_timing,
1619 .bus_format = MEDIA_BUS_FMT_RGB666_1X18,
1622 static const struct drm_display_mode winstar_wf35ltiacd_mode =
1623 SP_DISPLAY_MODE(6410, 320, 20, 30, 38, 240, 4, 3, 15, 60,
1624 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
1626 static const struct panel_desc winstar_wf35ltiacd = {
1627 .modes = &winstar_wf35ltiacd_mode,
1634 .bus_format = MEDIA_BUS_FMT_RGB888_1X24,
1637 static const struct of_device_id platform_of_match[] = {
1639 .compatible = "ampire,am-480272h3tmqw-t01h",
1640 .data = &ire_am_480272h3tmqw_t01h,
1642 .compatible = "ampire,am800480r3tmqwa1h",
1643 .data = &ire_am800480r3tmqwa1h,
1645 .compatible = "auo,b101aw03",
1646 .data = &auo_b101aw03,
1648 .compatible = "auo,b101ean01",
1649 .data = &auo_b101ean01,
1651 .compatible = "auo,b101xtn01",
1652 .data = &auo_b101xtn01,
1654 .compatible = "auo,b116xw03",
1655 .data = &auo_b116xw03,
1657 .compatible = "auo,b133htn01",
1658 .data = &auo_b133htn01,
1660 .compatible = "auo,b133xtn01",
1661 .data = &auo_b133xtn01,
1663 .compatible = "auo,g133han01",
1664 .data = &auo_g133han01,
1666 .compatible = "auo,g185han01",
1667 .data = &auo_g185han01,
1669 .compatible = "auo,p320hvn03",
1670 .data = &auo_p320hvn03,
1672 .compatible = "auo,t215hvn01",
1673 .data = &auo_t215hvn01,
1675 .compatible = "avic,tm070ddh03",
1676 .data = &avic_tm070ddh03,
1678 .compatible = "boe,nv101wxmn51",
1679 .data = &boe_nv101wxmn51,
1681 .compatible = "chunghwa,claa070wp03xg",
1682 .data = &chunghwa_claa070wp03xg,
1684 .compatible = "chunghwa,claa101wa01a",
1685 .data = &chunghwa_claa101wa01a
1687 .compatible = "chunghwa,claa101wb01",
1688 .data = &chunghwa_claa101wb01
1690 .compatible = "edt,et0350g0dh6",
1691 .data = &edt_et0350g0dh6,
1693 .compatible = "edt,et0430g0dh6",
1694 .data = &edt_et0430g0dh6,
1696 .compatible = "edt,et057090dhu",
1697 .data = &edt_et057090dhu,
1699 .compatible = "edt,et070080dh6",
1700 .data = &edt_etm0700g0dh6,
1702 .compatible = "edt,et1010g0dsa",
1703 .data = &edt_et1010g0dsa,
1705 .compatible = "edt,etml1010g0dka",
1706 .data = &edt_et1010g0dsa,
1708 .compatible = "edt,etm0700g0dh6",
1709 .data = &edt_etm0700g0dh6,
1711 .compatible = "edt,etm0700g0edh6",
1712 .data = &edt_etm0700g0edh6,
1714 .compatible = "foxlink,fl500wvr00-a0t",
1715 .data = &foxlink_fl500wvr00_a0t,
1717 .compatible = "giantplus,gpg482739qs5",
1718 .data = &giantplus_gpg482739qs5
1720 .compatible = "hannstar,hsd070pww1",
1721 .data = &hannstar_hsd070pww1,
1723 .compatible = "hannstar,hsd100pxn1",
1724 .data = &hannstar_hsd100pxn1,
1726 .compatible = "hit,tx23d38vm0caa",
1727 .data = &hitachi_tx23d38vm0caa
1729 .compatible = "innolux,at043tn24",
1730 .data = &innolux_at043tn24,
1732 .compatible = "innolux,at070tn92",
1733 .data = &innolux_at070tn92,
1735 .compatible ="innolux,g101ice-l01",
1736 .data = &innolux_g101ice_l01
1738 .compatible ="innolux,g121i1-l01",
1739 .data = &innolux_g121i1_l01
1741 .compatible = "innolux,g121x1-l03",
1742 .data = &innolux_g121x1_l03,
1744 .compatible = "innolux,n116bge",
1745 .data = &innolux_n116bge,
1747 .compatible = "innolux,n156bge-l21",
1748 .data = &innolux_n156bge_l21,
1750 .compatible = "innolux,zj070na-01p",
1751 .data = &innolux_zj070na_01p,
1753 .compatible = "kyo,tcg121xglp",
1754 .data = &kyo_tcg121xglp,
1756 .compatible = "lg,lb070wv8",
1757 .data = &lg_lb070wv8,
1759 .compatible = "lg,lp079qx1-sp0v",
1760 .data = &lg_lp079qx1_sp0v,
1762 .compatible = "lg,lp097qx1-spa1",
1763 .data = &lg_lp097qx1_spa1,
1765 .compatible = "lg,lp120up1",
1766 .data = &lg_lp120up1,
1768 .compatible = "lg,lp129qe",
1769 .data = &lg_lp129qe,
1771 .compatible = "nec,nl12880bc20-05",
1772 .data = &nec_nl12880bc20_05,
1774 .compatible = "nec,nl4827hc19-05b",
1775 .data = &nec_nl4827hc19_05b,
1777 .compatible = "netron-dy,e231732",
1778 .data = &netron_dy_e231732,
1780 .compatible = "nlt,nl192108ac18-02d",
1781 .data = &nlt_nl192108ac18_02d,
1783 .compatible = "nlt,nl12880bc20-jeida",
1784 .data = &nlt_nl12880bc20_jeida,
1786 .compatible = "nlt,nl12880bc20-spwg-18",
1787 .data = &nlt_nl12880bc20_spwg_18,
1789 .compatible = "nlt,nl12880bc20-spwg-24",
1790 .data = &nlt_nl12880bc20_spwg_24,
1792 .compatible = "nvd,9128",
1795 .compatible = "okaya,rs800480t-7x0gp",
1796 .data = &okaya_rs800480t_7x0gp,
1798 .compatible = "olimex,lcd-olinuxino-43-ts",
1799 .data = &olimex_lcd_olinuxino_43ts,
1801 .compatible = "ontat,yx700wv03",
1802 .data = &ontat_yx700wv03,
1804 .compatible = "ortustech,com43h4m85ulc",
1805 .data = &ortustech_com43h4m85ulc,
1807 .compatible = "qiaodian,qd43003c0-40",
1808 .data = &qd43003c0_40,
1810 .compatible = "samsung,lsn122dl01-c01",
1811 .data = &samsung_lsn122dl01_c01,
1813 .compatible = "samsung,ltn101nt05",
1814 .data = &samsung_ltn101nt05,
1816 .compatible = "samsung,ltn140at29-301",
1817 .data = &samsung_ltn140at29_301,
1819 .compatible = "sharp,lq101k1ly04",
1820 .data = &sharp_lq101k1ly04,
1822 .compatible = "sharp,lq123p1jx31",
1823 .data = &sharp_lq123p1jx31,
1825 .compatible = "sharp,lq150x1lg11",
1826 .data = &sharp_lq150x1lg11,
1828 .compatible = "shelly,sca07010-bfn-lnn",
1829 .data = &shelly_sca07010_bfn_lnn,
1831 .compatible = "starry,kr122ea0sra",
1832 .data = &starry_kr122ea0sra,
1834 .compatible = "tianma,tm070jdhg30",
1835 .data = &tianma_tm070jdhg30,
1837 .compatible = "tpk,f07a-0102",
1838 .data = &tpk_f07a_0102,
1840 .compatible = "tpk,f10a-0102",
1841 .data = &tpk_f10a_0102,
1843 .compatible = "urt,umsh-8596md-t",
1844 .data = &urt_umsh_8596md_parallel,
1846 .compatible = "urt,umsh-8596md-1t",
1847 .data = &urt_umsh_8596md_parallel,
1849 .compatible = "urt,umsh-8596md-7t",
1850 .data = &urt_umsh_8596md_parallel,
1852 .compatible = "urt,umsh-8596md-11t",
1853 .data = &urt_umsh_8596md_lvds,
1855 .compatible = "urt,umsh-8596md-19t",
1856 .data = &urt_umsh_8596md_lvds,
1858 .compatible = "urt,umsh-8596md-20t",
1859 .data = &urt_umsh_8596md_parallel,
1861 .compatible = "winstar,wf35ltiacd",
1862 .data = &winstar_wf35ltiacd,
1867 MODULE_DEVICE_TABLE(of, platform_of_match);
1869 static int panel_simple_platform_probe(struct platform_device *pdev)
1871 const struct of_device_id *id;
1873 id = of_match_node(platform_of_match, pdev->dev.of_node);
1877 return panel_simple_probe(&pdev->dev, id->data);
1880 static int panel_simple_platform_remove(struct platform_device *pdev)
1882 return panel_simple_remove(&pdev->dev);
1885 static void panel_simple_platform_shutdown(struct platform_device *pdev)
1887 panel_simple_shutdown(&pdev->dev);
1890 static struct platform_driver panel_simple_platform_driver = {
1892 .name = "panel-simple",
1893 .of_match_table = platform_of_match,
1895 .probe = panel_simple_platform_probe,
1896 .remove = panel_simple_platform_remove,
1897 .shutdown = panel_simple_platform_shutdown,
1900 struct panel_desc_dsi {
1901 struct panel_desc desc;
1903 unsigned long flags;
1904 enum mipi_dsi_pixel_format format;
1908 static const struct drm_display_mode auo_b080uan01_mode =
1909 SP_DISPLAY_MODE(154500, 1200, 62, 4, 62, 1920, 9, 2, 8, 60, 0);
1911 static const struct panel_desc_dsi auo_b080uan01 = {
1913 .modes = &auo_b080uan01_mode,
1921 .flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_CLOCK_NON_CONTINUOUS,
1922 .format = MIPI_DSI_FMT_RGB888,
1926 static const struct drm_display_mode boe_tv080wum_nl0_mode =
1927 SP_DISPLAY_MODE(160000, 1200, 120, 20, 21, 1920, 21, 3, 18, 60,
1928 DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC);
1930 static const struct panel_desc_dsi boe_tv080wum_nl0 = {
1932 .modes = &boe_tv080wum_nl0_mode,
1939 .flags = MIPI_DSI_MODE_VIDEO |
1940 MIPI_DSI_MODE_VIDEO_BURST |
1941 MIPI_DSI_MODE_VIDEO_SYNC_PULSE,
1942 .format = MIPI_DSI_FMT_RGB888,
1946 static const struct drm_display_mode lg_ld070wx3_sl01_mode =
1947 SP_DISPLAY_MODE(71000, 800, 32, 1, 57, 1280, 28, 1, 14, 60, 0);
1949 static const struct panel_desc_dsi lg_ld070wx3_sl01 = {
1951 .modes = &lg_ld070wx3_sl01_mode,
1959 .flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_CLOCK_NON_CONTINUOUS,
1960 .format = MIPI_DSI_FMT_RGB888,
1964 static const struct drm_display_mode lg_lh500wx1_sd03_mode =
1965 SP_DISPLAY_MODE(67000, 720, 12, 4, 112, 1280, 8, 4, 12, 60, 0);
1967 static const struct panel_desc_dsi lg_lh500wx1_sd03 = {
1969 .modes = &lg_lh500wx1_sd03_mode,
1977 .flags = MIPI_DSI_MODE_VIDEO,
1978 .format = MIPI_DSI_FMT_RGB888,
1982 static const struct drm_display_mode panasonic_vvx10f004b00_mode =
1983 SP_DISPLAY_MODE(157200, 1920, 154, 16, 32, 1200, 17, 2, 16, 60, 0);
1985 static const struct panel_desc_dsi panasonic_vvx10f004b00 = {
1987 .modes = &panasonic_vvx10f004b00_mode,
1995 .flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE |
1996 MIPI_DSI_CLOCK_NON_CONTINUOUS,
1997 .format = MIPI_DSI_FMT_RGB888,
2001 static const struct of_device_id dsi_of_match[] = {
2003 .compatible = "auo,b080uan01",
2004 .data = &auo_b080uan01
2006 .compatible = "boe,tv080wum-nl0",
2007 .data = &boe_tv080wum_nl0
2009 .compatible = "lg,ld070wx3-sl01",
2010 .data = &lg_ld070wx3_sl01
2012 .compatible = "lg,lh500wx1-sd03",
2013 .data = &lg_lh500wx1_sd03
2015 .compatible = "panasonic,vvx10f004b00",
2016 .data = &panasonic_vvx10f004b00
2021 MODULE_DEVICE_TABLE(of, dsi_of_match);
2023 static int panel_simple_dsi_probe(struct mipi_dsi_device *dsi)
2025 const struct panel_desc_dsi *desc;
2026 const struct of_device_id *id;
2029 id = of_match_node(dsi_of_match, dsi->dev.of_node);
2035 err = panel_simple_probe(&dsi->dev, &desc->desc);
2039 dsi->mode_flags = desc->flags;
2040 dsi->format = desc->format;
2041 dsi->lanes = desc->lanes;
2043 return mipi_dsi_attach(dsi);
2046 static int panel_simple_dsi_remove(struct mipi_dsi_device *dsi)
2050 err = mipi_dsi_detach(dsi);
2052 dev_err(&dsi->dev, "failed to detach from DSI host: %d\n", err);
2054 return panel_simple_remove(&dsi->dev);
2057 static void panel_simple_dsi_shutdown(struct mipi_dsi_device *dsi)
2059 panel_simple_shutdown(&dsi->dev);
2062 static struct mipi_dsi_driver panel_simple_dsi_driver = {
2064 .name = "panel-simple-dsi",
2065 .of_match_table = dsi_of_match,
2067 .probe = panel_simple_dsi_probe,
2068 .remove = panel_simple_dsi_remove,
2069 .shutdown = panel_simple_dsi_shutdown,
2072 static int __init panel_simple_init(void)
2076 err = platform_driver_register(&panel_simple_platform_driver);
2080 if (IS_ENABLED(CONFIG_DRM_MIPI_DSI)) {
2081 err = mipi_dsi_driver_register(&panel_simple_dsi_driver);
2088 module_init(panel_simple_init);
2090 static void __exit panel_simple_exit(void)
2092 if (IS_ENABLED(CONFIG_DRM_MIPI_DSI))
2093 mipi_dsi_driver_unregister(&panel_simple_dsi_driver);
2095 platform_driver_unregister(&panel_simple_platform_driver);
2097 module_exit(panel_simple_exit);
2099 MODULE_AUTHOR("Thierry Reding <treding@nvidia.com>");
2100 MODULE_DESCRIPTION("DRM Driver for Simple Panels");
2101 MODULE_LICENSE("GPL and additional rights");