]> git.karo-electronics.de Git - karo-tx-uboot.git/blob - include/configs/corvus.h
76cab4cf5940ce7857db35e3add0833b3640e6c3
[karo-tx-uboot.git] / include / configs / corvus.h
1 /*
2  * Common board functions for siemens AT91SAM9G45 based boards
3  * (C) Copyright 2013 Siemens AG
4  *
5  * Based on:
6  * U-Boot file: include/configs/at91sam9m10g45ek.h
7  * (C) Copyright 2007-2008
8  * Stelian Pop <stelian@popies.net>
9  * Lead Tech Design <www.leadtechdesign.com>
10  *
11  * SPDX-License-Identifier:     GPL-2.0+
12  */
13
14 #ifndef __CONFIG_H
15 #define __CONFIG_H
16
17 #include <asm/hardware.h>
18 #include <linux/sizes.h>
19
20 #define CONFIG_SYS_GENERIC_BOARD
21 /*
22  * Warning: changing CONFIG_SYS_TEXT_BASE requires
23  * adapting the initial boot program.
24  * Since the linker has to swallow that define, we must use a pure
25  * hex number here!
26  */
27
28 #define CONFIG_SYS_TEXT_BASE  0x72000000
29
30 #define CONFIG_ATMEL_LEGACY             /* required until (g)pio is fixed */
31
32 /* ARM asynchronous clock */
33 #define CONFIG_SYS_AT91_SLOW_CLOCK      32768
34 #define CONFIG_SYS_AT91_MAIN_CLOCK      12000000 /* from 12 MHz crystal */
35
36 #define CONFIG_CMDLINE_TAG              /* enable passing of ATAGs      */
37 #define CONFIG_SETUP_MEMORY_TAGS
38 #define CONFIG_INITRD_TAG
39 #define CONFIG_SKIP_LOWLEVEL_INIT
40 #define CONFIG_BOARD_EARLY_INIT_F
41 #define CONFIG_DISPLAY_CPUINFO
42
43 #define CONFIG_CMD_BOOTZ
44 #define CONFIG_OF_LIBFDT
45
46 /* general purpose I/O */
47 #define CONFIG_ATMEL_LEGACY             /* required until (g)pio is fixed */
48 #define CONFIG_AT91_GPIO
49 #define CONFIG_AT91_GPIO_PULLUP 1       /* keep pullups on peripheral pins */
50
51 /* serial console */
52 #define CONFIG_ATMEL_USART
53 #define CONFIG_USART_BASE               ATMEL_BASE_DBGU
54 #define CONFIG_USART_ID                 ATMEL_ID_SYS
55
56 /* LED */
57 #define CONFIG_AT91_LED
58 #define CONFIG_RED_LED          AT91_PIN_PD31   /* this is the user1 led */
59 #define CONFIG_GREEN_LED        AT91_PIN_PD0    /* this is the user2 led */
60
61 #define CONFIG_BOOTDELAY        3
62
63 /*
64  * BOOTP options
65  */
66 #define CONFIG_BOOTP_BOOTFILESIZE
67 #define CONFIG_BOOTP_BOOTPATH
68 #define CONFIG_BOOTP_GATEWAY
69 #define CONFIG_BOOTP_HOSTNAME
70
71 /*
72  * Command line configuration.
73  */
74 #define CONFIG_CMD_PING
75 #define CONFIG_CMD_DHCP
76 #define CONFIG_CMD_NAND
77 #define CONFIG_CMD_USB
78
79 /* SDRAM */
80 #define CONFIG_NR_DRAM_BANKS            1
81 #define CONFIG_SYS_SDRAM_BASE           ATMEL_BASE_CS6
82 #define CONFIG_SYS_SDRAM_SIZE           0x08000000
83
84 #define CONFIG_SYS_INIT_SP_ADDR \
85         (CONFIG_SYS_SDRAM_BASE + SZ_4K - GENERATED_GBL_DATA_SIZE)
86
87 /* No NOR flash */
88 #define CONFIG_SYS_NO_FLASH
89
90 /* NAND flash */
91 #ifdef CONFIG_CMD_NAND
92 #define CONFIG_NAND_ATMEL
93 #define CONFIG_SYS_MAX_NAND_DEVICE              1
94 #define CONFIG_SYS_NAND_BASE                    ATMEL_BASE_CS3
95 #define CONFIG_SYS_NAND_DBW_8
96 /* our ALE is AD21 */
97 #define CONFIG_SYS_NAND_MASK_ALE                (1 << 21)
98 /* our CLE is AD22 */
99 #define CONFIG_SYS_NAND_MASK_CLE                (1 << 22)
100 #define CONFIG_SYS_NAND_ENABLE_PIN              AT91_PIN_PC14
101 #define CONFIG_SYS_NAND_READY_PIN               AT91_PIN_PC8
102 #endif
103
104 /* Ethernet */
105 #define CONFIG_MACB
106 #define CONFIG_RMII
107 #define CONFIG_NET_RETRY_COUNT          20
108 #define CONFIG_AT91_WANTS_COMMON_PHY
109
110 /* USB */
111 #define CONFIG_USB_EHCI
112 #define CONFIG_USB_EHCI_ATMEL
113 #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS      2
114 #define CONFIG_DOS_PARTITION
115 #define CONFIG_USB_STORAGE
116
117 #define CONFIG_SYS_LOAD_ADDR    ATMEL_BASE_CS6  /* load address */
118
119 /* bootstrap + u-boot + env in nandflash */
120 #define CONFIG_ENV_IS_IN_NAND
121 #define CONFIG_ENV_OFFSET               0x100000
122 #define CONFIG_ENV_OFFSET_REDUND        0x180000
123 #define CONFIG_ENV_SIZE                 SZ_128K
124
125 #define CONFIG_BOOTCOMMAND                                              \
126         "nand read 0x70000000 0x200000 0x300000;"                       \
127         "bootm 0x70000000"
128 #define CONFIG_BOOTARGS                                                 \
129         "console=ttyS0,115200 earlyprintk "                             \
130         "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro,"          \
131         "256k(env),256k(env_redundant),256k(spare),"                    \
132         "512k(dtb),6M(kernel)ro,-(rootfs) "                             \
133         "root=/dev/mtdblock7 rw rootfstype=jffs2"
134
135 #define CONFIG_BAUDRATE                 115200
136
137 #define CONFIG_SYS_CBSIZE               256
138 #define CONFIG_SYS_MAXARGS              16
139 #define CONFIG_SYS_PBSIZE       (CONFIG_SYS_CBSIZE +    \
140                                  sizeof(CONFIG_SYS_PROMPT) + 16)
141 #define CONFIG_SYS_LONGHELP
142 #define CONFIG_CMDLINE_EDITING
143 #define CONFIG_AUTO_COMPLETE
144 #define CONFIG_SYS_HUSH_PARSER
145
146 /*
147  * Size of malloc() pool
148  */
149 #define CONFIG_SYS_MALLOC_LEN   ROUND(3 * CONFIG_ENV_SIZE + \
150                                 SZ_4M, 0x1000)
151
152 /* Defines for SPL */
153 #define CONFIG_SPL_FRAMEWORK
154 #define CONFIG_SPL_TEXT_BASE            0x300000
155 #define CONFIG_SPL_MAX_SIZE             (12 * SZ_1K)
156 #define CONFIG_SPL_STACK                (SZ_16K)
157
158 #define CONFIG_SPL_BSS_START_ADDR       CONFIG_SPL_MAX_SIZE
159 #define CONFIG_SPL_BSS_MAX_SIZE         (SZ_2K)
160
161 #define CONFIG_SPL_LIBCOMMON_SUPPORT
162 #define CONFIG_SPL_LIBGENERIC_SUPPORT
163 #define CONFIG_SPL_SERIAL_SUPPORT
164
165 #define CONFIG_SPL_BOARD_INIT
166 #define CONFIG_SPL_GPIO_SUPPORT
167 #define CONFIG_SPL_NAND_SUPPORT
168 #define CONFIG_SPL_NAND_DRIVERS
169 #define CONFIG_SPL_NAND_BASE
170 #define CONFIG_SPL_NAND_ECC
171 #define CONFIG_SPL_NAND_RAW_ONLY
172 #define CONFIG_SPL_NAND_SOFTECC
173 #define CONFIG_SYS_NAND_U_BOOT_OFFS     0x20000
174 #define CONFIG_SYS_NAND_U_BOOT_SIZE     0x80000
175 #define CONFIG_SYS_NAND_U_BOOT_START    CONFIG_SYS_TEXT_BASE
176 #define CONFIG_SYS_NAND_U_BOOT_DST      CONFIG_SYS_TEXT_BASE
177 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
178
179 #define CONFIG_SYS_NAND_PAGE_SIZE       SZ_2K
180 #define CONFIG_SYS_NAND_BLOCK_SIZE      (SZ_128K)
181 #define CONFIG_SYS_NAND_PAGE_COUNT      (CONFIG_SYS_NAND_BLOCK_SIZE / \
182                                          CONFIG_SYS_NAND_PAGE_SIZE)
183 #define CONFIG_SYS_NAND_BAD_BLOCK_POS   NAND_LARGE_BADBLOCK_POS
184 #define CONFIG_SYS_NAND_ECCSIZE         256
185 #define CONFIG_SYS_NAND_ECCBYTES        3
186 #define CONFIG_SYS_NAND_OOBSIZE         64
187 #define CONFIG_SYS_NAND_ECCPOS          { 40, 41, 42, 43, 44, 45, 46, 47, \
188                                           48, 49, 50, 51, 52, 53, 54, 55, \
189                                           56, 57, 58, 59, 60, 61, 62, 63, }
190
191 #define CONFIG_SPL_ATMEL_SIZE
192 #define CONFIG_SYS_MASTER_CLOCK         132096000
193 #define AT91_PLL_LOCK_TIMEOUT           1000000
194 #define CONFIG_SYS_AT91_PLLA            0x20c73f03
195 #define CONFIG_SYS_MCKR                 0x1301
196 #define CONFIG_SYS_MCKR_CSS             0x1302
197
198 #endif